SiGe BiCMOS RF front-ends for adaptive wideband receivers by Saha, Prabir K.








of the Requirements for the Degree
Doctor of Philosophy in the
School of Electrical and Computer Engineering
Georgia Institute of Technology
August 2013
Copyright c© 2013 by Prabir K. Saha
SIGE BICMOS RF FRONT-ENDS FOR ADAPTIVE
WIDEBAND RECEIVERS
Approved by:
Professor John D. Cressler, Advisor
School of Electrical and Computer
Engineering
Georgia Institute of Technology
Professor Abhijeet Chatterjee
School of Electrical and Computer
Engineering
Georgia Institute of Technology
Professor John Papapolymerou
School of Electrical and Computer
Engineering






School of Electrical and Computer
Engineering
Georgia Institute of Technology






I would like to express my deepest gratitude to Prof. John D. Cressler for his guidance
and support as my advisor. He is an excellent researcher, an outstanding teacher, and
above all, a very nice human being. He has all the qualities of a great advisor and
I am really lucky to have the opportunity to work under his guidance. I would like
to thank him for all the hard work he puts in to make the students’ lives easier. His
passion for teaching and research has been and will always be a source of motivation
for me.
I would like to thank Prof. John Papapolymerou, Prof. Saibal Mukhopadhyay,
Prof. Abhijeet Chatterjee, and Dr. Atri Dutta for taking the time to serve in my
dissertation committee and offer insights into my research.
I would also like to thank all of the members of the SiGe research team at Georgia
Tech for their support and collaboration over the years. A special note of thanks goes
out to the HEALICs team members, with whom I have spent countless hours doing
measurements and discussing life. I would like to thank the GEDC staff; especially
Lisa and Roosevelt for their friendship and support.
I would also like to acknowledge the fabrication support provided by Jazz, IBM,
and IHP, without which this work would not have been possible.




DEDICATION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . iii
ACKNOWLEDGEMENTS . . . . . . . . . . . . . . . . . . . . . . . . . . iv
LIST OF TABLES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . viii
LIST OF FIGURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ix
SUMMARY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . xv
I INTRODUCTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.1 Origin and History of the Problem . . . . . . . . . . . . . . . . . . . 1
1.1.1 Technology Scaling . . . . . . . . . . . . . . . . . . . . . . . 1
1.1.2 Process Variation and Impact on Yield . . . . . . . . . . . . 2
1.2 Concept of Self-healing Circuits . . . . . . . . . . . . . . . . . . . . 5
1.3 A Brief Introduction to SiGe HBTs . . . . . . . . . . . . . . . . . . 6
1.4 Research Objectives . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
II WIDEBAND LOW-NOISE AMPLIFIER . . . . . . . . . . . . . . . 10
2.1 Analysis of a Resistive-Feedback Amplifier with Reactive Matching . 12
2.1.1 Input Matching . . . . . . . . . . . . . . . . . . . . . . . . . 13
2.1.2 Gain . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
2.1.3 Noise . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
2.2 Implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
2.3 Measurement Results . . . . . . . . . . . . . . . . . . . . . . . . . . 19
2.4 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
III ADAPTIVE IMAGE-REJECT MIXER . . . . . . . . . . . . . . . . 25
3.1 Healing using External Sources . . . . . . . . . . . . . . . . . . . . . 26
3.1.1 System Architecture . . . . . . . . . . . . . . . . . . . . . . . 26
3.1.2 Performance Tuning . . . . . . . . . . . . . . . . . . . . . . . 31
3.1.3 Measurement results . . . . . . . . . . . . . . . . . . . . . . . 33
v
3.1.4 Automated healing in measurement . . . . . . . . . . . . . . 36
3.2 Integration of signal sources and digital control on-chip . . . . . . . 43
3.3 Monte-carlo Based Verification of Healing . . . . . . . . . . . . . . . 45
3.3.1 Circuit improvements . . . . . . . . . . . . . . . . . . . . . . 47
3.3.2 Detailed descriptions of the healing algorithms . . . . . . . . 61
3.3.3 Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
3.4 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
IV LOW-LOSS SWITCHES . . . . . . . . . . . . . . . . . . . . . . . . . 77
4.1 Low-loss switch in bulk technology . . . . . . . . . . . . . . . . . . . 78
4.1.1 Technology . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
4.1.2 nMOS switch design . . . . . . . . . . . . . . . . . . . . . . . 80
4.1.3 Measured Results for nMOS device . . . . . . . . . . . . . . 81
4.1.4 SPDT Switch Design . . . . . . . . . . . . . . . . . . . . . . 83
4.1.5 SPDT Measured Results . . . . . . . . . . . . . . . . . . . . 83
4.1.6 Phase Shifter design . . . . . . . . . . . . . . . . . . . . . . . 84
4.1.7 Phase Shifter Measured Result . . . . . . . . . . . . . . . . . 85
4.1.8 Benchmarking . . . . . . . . . . . . . . . . . . . . . . . . . . 86
4.2 SOI switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
4.2.1 Switch design . . . . . . . . . . . . . . . . . . . . . . . . . . 88
4.2.2 Measured data . . . . . . . . . . . . . . . . . . . . . . . . . . 91
4.3 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
V COMPLEMENTARY SIGE OSCILLATOR . . . . . . . . . . . . . 96
5.1 Technology Platform . . . . . . . . . . . . . . . . . . . . . . . . . . 98
5.2 Circuit Description . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
5.3 Measurement results . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
5.3.1 Phase Noise Performance . . . . . . . . . . . . . . . . . . . . 102
5.4 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104
vi
VI CONCLUSION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
6.1 Summary of Contributions . . . . . . . . . . . . . . . . . . . . . . . 106
6.2 Future Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107
REFERENCES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109
VITA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116
vii
LIST OF TABLES
1 Performance summary and comparison with other published wideband
LNAs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
2 Performance Summary and Comparison with other Published Image-
Reject Mixers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
3 Values of control elements . . . . . . . . . . . . . . . . . . . . . . . . 40
4 Simulation results of the mixer at nominal settings in different process
corners . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
5 Target Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
6 Measured performance of the mixer before and after healing for 5 dif-
ferent dies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
7 Healing performance of the IR mixer with ALLs and DACs . . . . . . 45
8 Dependence matrix of tuning knobs and performance metrics . . . . . 62
9 Comparison of SPDT switches . . . . . . . . . . . . . . . . . . . . . . 87
10 Comparison of phase shifters . . . . . . . . . . . . . . . . . . . . . . . 88
11 Comparison of SPDT switches . . . . . . . . . . . . . . . . . . . . . . 94
viii
LIST OF FIGURES
1 Exponential change of integration complexity: (a) Transistor count of
Intel microprocessors over time (b) Minimum transistor size of Intel
microprocessors over time. . . . . . . . . . . . . . . . . . . . . . . . . 3
2 Process variation increases with scaling down of feature size. . . . . . 4
3 Concept of a self-healing receiver system. . . . . . . . . . . . . . . . . 6
4 A ramp germanium profile creates an electric field that accelerates
minority carriers through the neutral base, improving base transit time
and output impedance. . . . . . . . . . . . . . . . . . . . . . . . . . . 8
5 A profile with large germanium content at x = 0 reduces the poten-
tial barrier for minority carrier injection into the base, improving DC
current gain and small signal transconductance for a fixed bias voltage. 9
6 Schematic of a generic shunt-shunt resistive-feedback LNA. . . . . . . 12
7 Small-signal model of a resistive-feedback amplifier. . . . . . . . . . . 13
8 Equivalent small-signal representation of input impedance: (a) without
matching and (b) with π-matching network. (c) Loci of S11 with and
without π-matching network at the input. . . . . . . . . . . . . . . . 14
9 S11 with and without the π-matching network at the input. . . . . . . 15
10 Small-signal model of the resistive-feedback amplifier for use in gain
computation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
11 Effect of input-matching network on S21. . . . . . . . . . . . . . . . . 17
12 Small-signal model of a generic resistive-feedback amplifier including
noise sources. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
13 Effect of input-matching network on noise figure. . . . . . . . . . . . 18
14 Schematic of the resistive-feedback LNA with reactive components for
improved matching. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
15 Die microphotograph of the wideband SiGe LNA. . . . . . . . . . . . 20
16 Measured and extracted input return losses (S11) of the wideband SiGe
LNA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
17 Gain (S21) vs. frequency of the wideband SiGe LNA: comparison of
measured and parasitic-extracted simulation results. . . . . . . . . . . 21
18 Output matching (S22) across frequency of the wideband SiGe LNA:
comparison of measured and parasitic-extracted simulation results. . . 23
ix
19 Noise figure vs. frequency: comparison of measured and parasitic-
extracted simulation results. . . . . . . . . . . . . . . . . . . . . . . . 23
20 Output power vs. input power for fundamental and 3rd order compo-
nents showing OIP3 and OP1dB. . . . . . . . . . . . . . . . . . . . . 24
21 Block diagram of the image-reject mixer. The voltage and current
biases are used as control elements to tune different performance metrics. 26
22 Schematic of the quadrature micromixer. . . . . . . . . . . . . . . . . 27
23 Schematic of the multi-tanh VGA circuit with ‘elastic’ gm. . . . . . . 27
24 ‘Elastic transconductance’ of the multi-tanh VGA. The bold curves
show the overall transconductance (Gm), which is the superposition of
the individual transconductances (gm). By changing the offset voltage
between the individual gm characteristics, linearity can be traded off
for gain and vice-versa. . . . . . . . . . . . . . . . . . . . . . . . . . . 27
25 2-stage complex polyphase filter for image rejection. . . . . . . . . . . 29
26 Simulated frequency response of a two-stage complex polyphase filter.
The filter pases through positive frequency components while canceling
out the negative frequencies where the image is downconverted. . . . 30
27 3-stage complex polyphase filter for quadrature LO generation. . . . . 30
28 Simulated amplitude and phase error of the quadrature generator based
on a three-stage passive polyphase filter. . . . . . . . . . . . . . . . . 31
29 Die photograph of the image-reject mixer. The mixer was fabricated
in a 200-nm SiGe BiCMOS process. The chip die area is 1.6 mm x 1.0
mm. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
30 Measured mixer gain across frequency for different VGA control volt-
ages. The gain is quite flat across the entire frequency band and it can
be varied by changing the control voltage of the VGAs. . . . . . . . . 34
31 Image rejection ratio (IRR) variation with VGA current biases in a
typical case. An improvement of 15 dB was obtained by canceling the
gain imbalances in the I and Q paths by introducing offset between the
VGA current biases. . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
32 Dependence of gain and 1-dB compression point (OP1dB) on control
voltage of VGA3 (vctrlV GA3). . . . . . . . . . . . . . . . . . . . . . . 35
33 Automated healing setup. All the instruments are connected using
a GPIB interface. A Matlab program running on the computer it-
eratively measures performance and tunes bias values to adapt the
performance of the mixer. . . . . . . . . . . . . . . . . . . . . . . . . 37
x
34 Steps of the algorithm used in the automated healing procedure. IRR
is healed first as it is independent of the rest of the parameters, and
then the iterative loop measures gain and compression, and sets the
biases accordingly. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
35 Measured IRR of the mixer before and after healing for 5 different
mixer die. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
36 Measured gain of the mixer before and after healing for 5 different
mixer die. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
37 Measured OP1dB of the mixer before and after healing for 5 different
mixer die. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
38 Healing setup of the image-reject mixer using ALLs and DACs. . . . 43
39 Block diagram of the revised Image-reject mixer. . . . . . . . . . . . . 44
40 Die photograph of the mixer with other components of the HEALICs
receiver chain. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
41 Gain vs. IF before and after healing using ALLs. . . . . . . . . . . . 46
42 IRR vs. IF before and after healing using ALLs. . . . . . . . . . . . . 46
43 Schematic of the quadrature LO generator with varactors at the output. 48
44 Phase tuning of I and Q LO signals using varactors: the difference
between vpI and vpQ (vpd) controls the phase difference between I and
Q signals. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
45 Schematic of the LO limiting amplifier. . . . . . . . . . . . . . . . . . 50
46 Transient waveforms in and out of the LO limiting amplifier. The
variaiton in input amplitude, within a certain range, does not affect
the output amplitude. . . . . . . . . . . . . . . . . . . . . . . . . . . 50
47 Bulding block of the polyphase filter: one single RC network. . . . . . 52
48 Magnitude response of the RC-CR combination with changing resistor
value, simulating the effect of process variation. . . . . . . . . . . . . 52
49 Magnitude and phase response of an RC section with varying gain
imbalance. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
50 Magnitude response of the RC-CR combination with changing gain
imbalance at the input.The effect has the same signature as changing
R or C values, and hence, can be used to tune out those effects. . . . 54
51 Schematic of two-stage polyphase filter. . . . . . . . . . . . . . . . . . 54
xi
52 Magnitude response of the two-stage polyphase filter with changing
resistor value, simulating the effect of process variation. . . . . . . . . 55
53 Magnitude response of the two-stage polyphase filter with changing
gain imbalance at the input. It has a completely different signature
as compared to that of varying R or C, and hence, it cannot use to
compensate for drifting component values within the polyphase filter. 56
54 Response of an CR branch to gain imbalance. schematic . . . . . . . 57
55 Magnitude and phase response of an CR section with varying gain
imbalance. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
56 Magnitude and phase response of an CR section with varying gain
imbalance. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
57 Magnitude and phase response of an CR section with varying gain
imbalance. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
58 Magnitude and phase response of an CR section with varying gain
imbalance. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
59 Magnitude and phase response of an CR section with varying gain
imbalance. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
60 Tunable polyphase filter. . . . . . . . . . . . . . . . . . . . . . . . . . 61
61 Dependence of gain and OIP3 on IV GA,out. . . . . . . . . . . . . . . . 64
62 Dependence of gain and OIP3 on Ictrl. . . . . . . . . . . . . . . . . . 64
63 Algorithm for healing gain and OIP3. . . . . . . . . . . . . . . . . . . 66
64 Dependence of image gain on IV GA,I − IV GA,Q. . . . . . . . . . . . . . 68
65 Algorithm to find out optimum ∆IV GA for gain compensation. . . . . 68
66 Change in image gain frequency response with VPPF . . . . . . . . . . 69
67 Difference in image gain at upper and lower edge of the frequency band
vs. VPPF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
68 Flow of IRR healing algorithm. . . . . . . . . . . . . . . . . . . . . . 70
69 Histogram of gain before and after healing for 250 monte-carlo runs. . 71
70 Histogram of OIP3 before and after healing for 250 monte-carlo runs. 72
71 Histogram of IRR before and after healing for 250 monte-carlo runs. . 73
72 IRR vs. IF before and after healing for 250 monte-carlo runs. . . . . . 75
73 Power consumption before and after healing for 250 monte-carlo runs. 76
xii
74 nMOS series-shunt SPDT switch topology. . . . . . . . . . . . . . . . 79
75 Various layout configurations of the nMOS devices investigated. . . . 81
76 Measured S21 of various nMOS layouts for both on and off states. . . 82
77 Measured insertion loss of the SPDT switch. . . . . . . . . . . . . . . 84
78 Measured isolation of the SPDT switch. . . . . . . . . . . . . . . . . 84
79 S11 and S22 of the SPDT switch. . . . . . . . . . . . . . . . . . . . . . 85
80 Die micrograph of the K-band phase shifter. . . . . . . . . . . . . . . 85
81 Insertion loss of K-band phase shifter. . . . . . . . . . . . . . . . . . . 86
82 S11 and S22 of the K-band phase shifter. . . . . . . . . . . . . . . . . 86
83 Variation of phase with frequency. . . . . . . . . . . . . . . . . . . . . 87
84 Schematic of the SPDT RF switch. . . . . . . . . . . . . . . . . . . . 89
85 Simulation results showing effects of matching network on insertion
loss and matching. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
86 Simulation results showing effects of DC bias variation on insertion and
signal handling capacity (P1dB). . . . . . . . . . . . . . . . . . . . . 91
87 Die photograph of the 1.5 V SPDT RF switch. . . . . . . . . . . . . . 91
88 Measured S-parameters of the 1.5 V SPDT RF switch. . . . . . . . . 92
89 Measured S-parameters of the 2.5 V SPDT RF switch. . . . . . . . . 93
90 Die photograph of the switched-line phase shifter. . . . . . . . . . . . 93
91 Measured S-parameters of the one-bit switched-line 180◦ phase shifter
using the 1.5 V switches. The phase shifter produces 180◦ phase shift
at 20 GHz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
92 AC characteristics of the npn and pnp high-speed complementary SiGe
HBTs. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97
93 Schematics of the VCOs (a) npn-only, (b) pnp-only and (c) comple-
mentary. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
94 Conceptual model of LC cross-coupled oscillators. . . . . . . . . . . . 99
95 Power characteristics of the complementary, npn, and pnp VCOs across
bias current. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
96 Die photograph of the complementary SiGe VCO. . . . . . . . . . . . 101
97 Frequency characteristics of the complementary, npn, and pnp VCOs
for different control voltages. . . . . . . . . . . . . . . . . . . . . . . . 101
xiii
98 Measured phase noise of the VCOs at constant control voltage (Vctl =
0V ). The complementary VCO, despite operating at much lower bias
current (0.9 mA) as compared to the npn-only and pnp-only VCOs
(5 mA), has comparable phase noise in the 1/f 2 region and performs
better at close-in offsets. . . . . . . . . . . . . . . . . . . . . . . . . . 103
99 Comparison of FoM (Eqn.17) of the VCOs based on phase noise at 1
MHz offset. The complementary VCO outperforms both the npn-only
and pnp-only designs while operating at much lower power. . . . . . . 104
xiv
SUMMARY
The pursuit of dense monolithic integration and higher operating speed con-
tinues to push the integrated circuit (IC) fabrication technologies to their limits.
Transistor dimensions are being scaled down with each passing generation of process
technologies to improve performance and increase integration. But reducing transis-
tor size, termed as technology scaling, is also associated with increased variability. In
statistical terms, the increase in the mean performance is associated with an increase
in the standard deviation. The increasing variation is having a negative impact on
circuit yield in current IC technologies, and the problem is likely to become worse in
the future. Circuit solutions that are more tolerant of the process-related variations
are needed to fully utilize the benefits of technology scaling and improve yield. The
primary goal of this research is to develop high-frequency circuits and systems that are
capable of delivering consistent performance even under the threat of increasing pro-
cess variation. These circuits can be used to build “self-healing” systems, which are
able to detect process imperfections and compensate accordingly to deliver optimized
performance. In addition to improving yield, such adaptive circuits and systems can
provide more robust and efficient solutions for a wide range of applications under
varying operational and environmental conditions.
Silicon-germanium (SiGe) BiCMOS technology is an ideal platform for highly
integrated systems requiring both high-performance analog and radio-frequency (RF)
circuits as well as large-scale digital functionality. For monolithic implementation of
high-performance complex mixed-signal systems, SiGe BiCMOS offers capabilities not
available in any other integrated-circuit platform. Thus, SiGe BiCMOS serves as an
ideal platform for developing and demonstrating self-healing circuit solutions. This
xv
research is focused on designing circuit components for a high-frequency wideband
self-healing receiver in SiGe BiCMOS technology. The major contributions of this
research are summarized as follows:
1. An adaptive wideband (6-20 GHz) image-reject mixer, suitable for use in a self-
healing receiver, was designed. Automated simultaneous healing of multiple
circuit parameters was demonstrated in measurement [1–3]. A monte-carlo
simulation based methodology for verification of healing was developed. Circuits
and algorithms were designed to achieve high image rejection ratio (IRR) over
a wide bandwidth.
2. A wideband SiGe low-noise amplifier was designed. It was shown that the
performance of the resistive feedback LNA can be enhanced by using small
reactive elements with little area penalty [4].
3. Low-loss switches were implemented in bulk and silicon-on-insulator (SOI) tech-
nologies. The insertion loss of the bulk switches were reduced by using deep
trench to isolated the bulk of the devices [5]. The SOI switches, to the best





1.1 Origin and History of the Problem
Microelectronics is undoubtedly at the forefront of technologies that have shaped
our lives in the past few decades. We are now in the middle of a revolution that
is making profound and pervasive changes to every sphere of human activity. Most
visible changes have taken place in the fields of computing, communication, and
consumer electronics. Cellular phones, personal computers, global positioning system
(GPS), and internet are some of the many marvels that have become integral parts
of our lives. It can be safely said that microelectronics has been the enabler for
productivity and growth in virtually all areas of human activities. The revolution,
which began with the invention of solid-state transistor by William Shockley in 1947,
gained momentum rapidly when planar integrated circuit (IC) was fabricated for the
first time by Jack Kilby in 1958. In the early years, the ICs had only a few transistors
in them. Since that modest beginning, in a span of mere 50 years, we have now come
to a point where billions of transistors are fabricated on ICs measuring less than a
square centimeter. Over the years, electronic products have become smaller, cheaper,
more powerful, and more reliable. One of the key factors, which made this revolution
possible, is the reduction of transistor dimensions.
1.1.1 Technology Scaling
A remarkable trend in the growth of the integrated circuits was first observed by
Gordon Moore, one of the co-founders of Intel. In a short paper published in 1965,
Moore outlined the trends of growing integration complexity, forming the basis of the
legendary Moore’s law. Moore pointed out that the number of integrated components
1
per chip, which minimizes the overall cost of the product, was doubling every year
and predicted that this trend would continue in the foreseeable future. The time
period for the “doubling of components” was later revised to be 18 months by Moore
himself. Nevertheless, his prediction of this exponential growth has been valid for
the last 50 years. Moore’s law, which was an observation to begin with, subsequently
became the trend-setter for increasing integration complexity and has been the basis
for the sustained exponential growth in computing power, memory capacity, and the
ubiquitous presence of cheap electronics all around us [6]. As an example demonstrat-
ing Moore’s law, increasing complexity of Intel microprocessors is shown in Figure
1. The number of transistors per chip for Intel microprocessors is plotted in Figure
1a from the date of their introduction in 1971 to 2011. The most important factor
behind this phenomenal growth is the reduction of the size of the transistors. The
minimum feature size for the Intel microprocessors from 1971 to 2011 is plotted in
Figure 1b. Not surprisingly, the rate of change is exponential in nature.
In addition to all the advantages related to Moore’s law, a smaller transistor also
results in higher intrinsic speed of operation. The current generation of processors
has a minimum feature size of 32 nm, which is comparable to the size of viruses.
As transistor size continues to approach atomic dimensions, the field of IC manufac-
turing is ripe with speculations regarding the future of Moore’s law [6–8]. The end
is inevitable. As Moore himself famously said [9], “No exponential is forever.” The
question is, what can we do to delay the inevitable?
1.1.2 Process Variation and Impact on Yield
Process variation is the term used to describe the statistical variation in the attributes
of the circuit components during fabrication. Transistors with smallest dimensions are
most susceptible to process variation. The process variation is characterized in terms
of “process corners”, which usually represent three-sigma limits of the distribution,
2

































(a) Transistor count over time




















(b) Transistor size over time
Figure 1: Exponential change of integration complexity: (a) Transistor count of Intel
microprocessors over time (b) Minimum transistor size of Intel microprocessors over
time.
3
and the circuits are designed to be functional within the boundaries of the process
corners.
As lithographic limits are being pushed to keep pace with Moore’s law, process
variations are steadily increasing (Figure 2). As shown in Figure 2, improvement
in the worst-case performance is much smaller as compared to that of the nominal
case. While relying on the worst-case models will result in over-design and waste
of resources, using models based on nominal performance run the risk of taking a
significant hit in terms of yield. Moreover, these process corners, although suitable
for digital designs, fail to adequately represent effect of process variations on analog
circuits. Various techniques are used at present to nullify effects of process vari-
ations. But there certainly is room for improvement, especially in the domain of
high-frequency design. Post-fabrication trimming using fuses is good for one time
adjustment and also occupies lots of area. Common-centroid layout, which is used to
reduce mismatch, is difficult to implement at high frequencies due to added parasitic.




















Figure 2: Process variation increases with scaling down of feature size.
One way to nip the problem in the bud is to improve process technologies to reduce
process variation itself. Significant amount of effort is spent to achieve better control
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over the process of fabrication. But, despite best efforts, process variations have
been increasing steadily. The other option is to design circuits that can adapt and
function even when process variations are present. Modern microprocessors employ
techniques to cope with the evils of process variation [10, 11]. To achieve similar
goals for high-frequency systems, design approaches and circuit solutions need to be
developed.
1.2 Concept of Self-healing Circuits
One emerging way of dealing with the problem of increasing process variation is to use
“self-healing” circuits, which can detect, isolate, and fix its own flaws. The act of self-
healing can be partitioned into three functions: sensing, processing, and actuating.
Sensors are needed to detect and measure departure from the expected behavior,
processing elements are needed to determine what is necessary to fix the problem,
and actuators are needed to carry out the actions. Such circuits are partly inspired by
biological systems that constantly heal themselves in the presence of random failures.
Ideas similar to self-healing have been tried in the domain of microprocessors
[11,12] and memory design [13,14]. The field of high frequency circuits adds an extra
layer of complexity to the problem due to increased sensitivity to parastic elements.
The idea of self-healing radio-frequency (RF) circuits is being pursued actively at
present. Increasing number of recent publications related to this topic [15–19] attests
to the growing interest in the problem and the importance of it.
As an example, a block diagram of a self-healing receiver system is shown in
Figure 3. The receiver chain consists of a low-noise amplifier (LNA), a mixer, and an
analog-to-digital converter (ADC). The response of the system to a known test signal
is analyzed by a baseband processor and corrective actions are taken if necessary.
This approach is quite similar to built-in-self-test (BIST) methodology, as far as
sensing and processing of information are concerned. But the idea of self-healing also
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has the added capability of fixing the problems. For an efficient implementation of
this idea of self-healing, the individual circuit blocks need to be capable of adapting
their performance in response to control signals, and the processor needs to be aware








Figure 3: Concept of a self-healing receiver system.
1.3 A Brief Introduction to SiGe HBTs
The heterojunction bipolar transistor (HBT) can be described as an enhanced version
of the conventional bipolar junction transistor (BJT). To enhance desired performance
aspects, the band diagrams of these devices are modified compared to the band dia-
gram of a conventional BJT. In semiconductor materials, the bandgap can be adjusted
by introducing an alloy of another material into a single crystalline growth. The tech-
nique of adjusting the bandgap, known as bandgap engineering, is used to produce
the highest-performance transistors. A number of different materials are used to
build these HBTs, e.g., Gallium Arsenide (GaAs), Indium Phosphide (InP), Gallium
Nitride (GaN) etc. However, there is currently only one physically realizable silicon-
based heterostructure that combines the performance of bandgap engineering with
the processing advantages of silicon: the Silicon-Germanium (SiGe) HBT. Develop-
ment of the SiGe HBT has spanned many decades. Although the original concept was
first considered by William Shockley during development of bipolar device physics, it
took over 30 years to produce a working prototype due to limitations in fabrication
capability. An excellent history of SiGe process development is given in [20]. When
germanium atoms are substituted for silicon atoms in the diamond-lattice crystalline
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structure, a narrowing of the bandgap occurs primarily through the valence band.
The bandgap narrowing is a function of the amount of germanium in the alloy. A
precisely controlled germanium profile, spanning the width of the base, results in
controlled modulation of the device bandgap. There are multiple effects that can be
achieved by altering the bandgap of a bipolar transistor. A linear-ramped germanium
profile and the corresponding band diagram is shown in Figure 4. The start of the
neutral base region is set as the origin, x = 0, while the other end of the neutral
base is at x = Wb. The bandgap is the difference between the conduction and the
valence bands, and is shown for both the Si BJT and SiGe HBT in the band diagram
of Figure 4. The bandgap narrows as the germanium content increases across the
width of the neutral base, producing the sloped conduction band seen in the SiGe
band diagram. The sloped band diagram in the neutral base region corresponds to
an electric field that pushes minority carriers through the neutral base according to
traditional drift-carrier transport. This electric field has two important effects on
static device characteristics. First, it reduces the base transit time of minority carri-
ers, improving the speed of the device. The graded germanium profile also increases
the output resistance of the HBT by impeding changes in the depletion region of the
base-collector junction.
The germanium profile in the base can be changed to achieve different goals. In
Figure 5, the added germanium reduces the bandgap uniformly across the neutral
base. Since there is no electric field induced by the sloping bandgap, the transit
time improvements are not present here. Instead, the bandgap narrowing reduces
the potential barrier at x = 0 in the emitter-base junction, allowing many more
minority carriers to diffuse from the emitter into the base at a fixed bias voltage.
This effect increases the DC current gain since there is not a significant increase in
base recombination, and the base current remains nearly identical to that of a similar
























Figure 4: A ramp germanium profile creates an electric field that accelerates minority
carriers through the neutral base, improving base transit time and output impedance.
are referred to as trapezoidal profiles and often feature significant germanium content
at x = 0 as well as a linear ramp across the neutral base.
Another important feature of the SiGe HBT devices is the exponential current
relationship with the thermal voltage (kT). As temperature decreases, the circuit
parameters increase proportionally. Leveraging this technique has produced record
speeds in silicon-based circuits. With a wide number of profile combinations and
a scarce amount of germanium available due to stability limits, germanium profile
design is an application-dependent engineering problem with numerous trade-offs to
consider. A snapshot of several state-of-the art SiGe processes from 2006 can be
found in [20]. More details on SiGe HBT devices can be found in [20] and [21].
Yet another important advantage that SiGe HBT enjoys over other III-V tech-
nologies is its integration capability with complementary metal-oxide-semiconductor
(CMOS) technology. At present, CMOS is the workhorse of the digital IC world.
But CMOS alone is not sufficient to provide solutions for high-performance applica-


























Figure 5: A profile with large germanium content at x = 0 reduces the potential
barrier for minority carrier injection into the base, improving DC current gain and
small signal transconductance for a fixed bias voltage.
CMOS process flow at a minimal cost overhead. For monolithic implementation of
high-performance complex mixed signal systems, SiGe BiCMOS offers capabilities
that are not available in any other integrated-circuit platform.
1.4 Research Objectives
The purpose of this research is to develop high-frequency circuits and systems that
are capable of delivering consistent performance even under the threat of increasing
process variation in aggressively scaled fabrication technologies. The primary focus is
on designing circuit components for a high-frequency, wideband, self-healing receiver
in SiGe BiCMOS technology. The wideband nature of the circuits adds to the flexi-
bility of the system, making it possible to handle multiple standards and frequency
bands. A secondary goal of this research is to improve performance of these wideband
circuits. Development of healing algorithms and demonstration of “self-healing” also




A wideband low noise amplifier (LNA) was designed and implemented in a 120-nm
SiGe BiCMOS technology. Resistive shunt-shunt feedback is employed to achieve
wideband gain and matching characteristics, and it is shown that addition of small
reactive elements can extend the bandwidth of the amplifier significantly. Measured
data for the LNA show 9.5 dB gain with less than 1.0 dB variation over a frequency
range of 3-26 GHz. Input and output reflection coefficients (S11 and S22) are better
than -10 dB over the entire bandwidth. The measured noise figure (NF) is less than
5 dB below 18 GHz and rises to only 6.5 dB at 24 GHz. In addition, the amplifier
exhibits excellent linearity performance, with a input-referred third-order intercept
point (IIP3) of 5.8 dBm and input-referred 1 dB compression point (P1dB) of -5.6
dBm. The SiGe amplifier occupies 0.48 mm2 (including pads) and consumes 33 mW
of power while operating on a 3.3 V supply.
Wideband low noise amplifiers are critical components of virtually all broadband
communication systems. In recent years, allocation of the 3-10 GHz frequency band
for ultra-wide band (UWB) applications has fueled tremendous interest in this domain
[22] and resulted in a flurry of publications [23], [24], [25], [26]. Wideband LNAs also
find extensive application in instrumentation, optical communication, and software
defined radios. An amplifier with good matching and noise performance is essential
to all such applications.
Known wideband amplifiers can be categorized into four different topologies.
Narrow-band concepts can be extended for broadband applications by having higher-
order matching networks at the input and output. But inclusion of a large number
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of inductances and capacitances becomes prohibitively costly in terms of chip area,
and the inherent low quality-factor (Q) of such passive elements for monolithic imple-
mentation in silicon degrades the noise performance. Common-base or common-gate
amplifiers provide inherent wideband characteristics but suffer from low gain and
high noise figure. Distributed amplifiers, while being the best choice for extremely
large bandwidth, suffer from large die area and high power consumption. Resistive-
feedback LNAs, on the other hand, provide a compact solution with good wideband
noise performance and low power consumption. Several implementations covering the
3-10 GHz UWB band can be readily found in the literature. Traditional inductor-less
resistive-feedback LNAs provide a very compact solution, but at the same time limits
the achievable maximum operating frequency. In the present paper, we investigate
the limits of the resistive-feedback LNA topology and demonstrate how its operating
bandwidth can be further extended by using small inductances, with very little area
penalty.
There has been some discussion in the literature along similar lines in recent
years [27], [28]. In [27], for instance, use of a π-matching network at the input has
been shown to improve input matching. In this work, the effects of a matching network
on the input matching, gain and noise are analyzed in the context of a SiGe amplifier.
A design approach, that exploits the parasitic elements in the circuit to implement the
matching network and improves performance, is presented. Theoretical analysis of
the impact of reactive matching on resistive-feedback amplifier is presented in section
2.1. In section 2.2, the implementation details of the present LNA are discussed.
Measurement results and a comparison with other published data are given in section











Figure 6: Schematic of a generic shunt-shunt resistive-feedback LNA.
2.1 Analysis of a Resistive-Feedback Amplifier with Reac-
tive Matching
Figure 6 shows a resistive shunt-shunt feedback amplifier in its standard form, with
parasitic capacitances added to the input and the output nodes. A small-signal equiv-
alent model is shown in Figure 7, in which the parasitic capacitances are absorbed
into the input and output capacitances (Cin and Cout). At low frequency, under the
assumption that the device input impedance is much higher than Rf , straightforward

















L = RC ||RL. In the following analysis, we examine how the capacitances
cause the impedances to depart from their ideal values and how this situation can be
improved by designing a revised matching network. The effects of reactive matching












Figure 7: Small-signal model of a resistive-feedback amplifier.
2.1.1 Input Matching
The assumption of very high device input impedance breaks down at high frequencies.
Device input capacitance, represented by Cπ in the small-signal model, moves the
input impedance (Zin) away from its ideal value. Any parasitic capacitance present
at the input node, due to DC blocking capacitance or bondpads, adds to the effect
and further deteriorates the input matching. The input impedance, including these









L) and Cin = Cπ + Cp,in. The small-signal
equivalent circuit is shown in Figure 8.
RF,in is often designed to be equal to RS, which is usually 50 Ω for most RF
systems. Under that assumption, we start from a perfect match at DC and the locus
of the reflection coefficient moves along a constant conductance circle, as shown in
Figure 8.
The condition of S11 being less than 10 dB can be taken as a reasonable measure






1/RS − 1/RF − jωCin

























 = −10 dB circle
39.4 GHz
16.4 GHz
Figure 8: Equivalent small-signal representation of input impedance: (a) without
matching and (b) with π-matching network. (c) Loci of S11 with and without π-
matching network at the input.
ω2 < (−1 + 3.84/r − 1/r2). 1
RSC2in
, (5)
where r = RF/RS. From Equation (5), it can be easily found out that the input
matching bandwidth is maximized for r = 0.72. But a smaller RF would also mean
a higher noise contribution from the feedback resistor and hence will degrade overall
amplifier noise figure.
The input matching bandwidth can be extended if an inductor (LB) is added at
the base of the input device. Figure 8 shows the transformed equivalent circuit as
far as the input impedance is concerned. LB separates the device capacitance (Cπ)
from the parasitic capacitances and forms a π-matching network. For the following
analysis, it is assumed that the π network is symmetric. This can be achieved by
adding capacitance to the input node if necessary. Figure 8 shows the locus of S11
on the Smith Chart and Figure 9 shows how the S11 magnitude compares to the
14


















 S11 w/o -matching
 S11 with -matching
Figure 9: S11 with and without the π-matching network at the input.
standard resistive-feedback amplifier. In addition to DC, the π-matching network
provides perfect matching at ω0/2π. The frequency ω0 can be easily found by noting










If ω0 is not too far from DC, S11 stays below -10 dB for all intermediate frequencies
and the matching bandwidth is thus greatly increased. In [27], it has been shown that





























Figure 10: Small-signal model of the resistive-feedback amplifier for use in gain com-
putation.
2.1.2 Gain
The small-signal equivalent circuit for computation of the gain is shown in Figure
10. It can be easily seen that the input matching network forms a third-order low-
pass filter and there is another pole at the output. An exact analytical expression
for small-signal gain (AV = Vout/VS) is too cumbersome to provide much insight.
Under the assumption of CX = Cπ = C and RS = RF,in =
√
LB/2Cπ = R (where



















L = RC ||RL.
The key difference between this result and a purely resistive-feedback amplifier
lies in the input matching network. The device input capacitance (Cπ) is absorbed
in the π section. A first-order pole at the input (1/(RS||RF,in|| 1jωC )) is replaced by
a third-order low pass filter with a cut-off frequency (1/
√
LC/2), which is typically
higher and thus improves overall frequency response. A comparison of the frequency
response of S21 with and without the matching network is shown in Figure 11.
2.1.3 Noise
The small-signal model of the LNA including all significant sources of noise is shown
in Figure 12. Noise contributions from RE and rb are included, although the effect of
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 S21 w/o -matching
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Figure 12: Small-signal model of a generic resistive-feedback amplifier including noise
sources.
rb is excluded from impedance calculations to reduce complexity. Equivalent input
referred noise can be expressed as





















m = gm/(1 + gmRE) and C
′
π = Cπ/(1 + gmRE). Noise figure can be
calculated as v2ni/(4kTRS). It can be readily seen from (10) that low frequency noise
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 NF w/o -matching
 NF with -matching
Figure 13: Effect of input-matching network on noise figure.
can be reduced by reducing RE and increasing RF,in, as expected.
With increasing frequency, collector current shot noise and load resistor thermal
noise contributions increase, which is captured in the last term of Equation (10). This
is due to the pole associated with the input node of the amplifier. Signals traveling
through the pole get reduced in magnitude beyond the 3-dB cutoff frequency, but
noise originating after the location of the pole (2qIC and 4kT/RC) is not affected,
hence degrading the signal-to-noise ratio (SNR).
As discussed above, inclusion of the π matching network moves the input pole to
higher frequency and hence increases the frequency at which the noise figure rapidly
increases. In other words, the π-matching networks helps to maintain a flat noise
figure across frequency, as shown in Figure 13.
2.2 Implementation
An LNA demonstrating this design approach was implemented in a 120-nm SiGe
BiCMOS process with 7 metal layers. The SiGe HBTs have a peak fT of 200 GHz.














Figure 14: Schematic of the resistive-feedback LNA with reactive components for
improved matching.
performance. The schematic is shown in Figure 14. An emitter degeneration resistor
(RE) was included to improve linearity. The effect of emitter degeneration can be eas-
ily included in the above analysis on matching performance by simply modifying the
transconductance (gm) and input capacitance of the device (Cπ) by the degeneration
factor (1/(1 + gmRE)). Parasitic capacitances at the input node (Cp,in, due to the
bondpad and decoupling capacitor) along with the base inductance (LB) and the de-
vice input capacitance (Cπ), forms the input π-matching network. The implemented
π network is not perfectly symmetric, but still results in a substantial performance
improvement. A gain peaking inductor (LC) was added to further boost the gain at
high frequencies and flatten the gain response across frequency.
A die microphotograph of the LNA is shown in Figure 15. The die area including
bondpads is 0.8 µm x 0.6 µm. This LNA is entirely monolithic and does not require
any external bias-tee or RF-choke.
2.3 Measurement Results
On-wafer measurements were performed using a VNA for S-parameters and a spec-
trum analyzer for noise measurements. Measured S-parameters and comparison with
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Figure 15: Die microphotograph of the wideband SiGe LNA.














Figure 16: Measured and extracted input return losses (S11) of the wideband SiGe
LNA.
simulations are shown in Figure 16, Figure 17 and Figure 18. The measured gain (S21)
is nominally 9 dB (Figure 17) and exhibits a very flat frequency response, with less
than 1 dB variation over a frequency range of 2-30 GHz. Measured input reflection
coefficient (S11) is less than -10 dB over 2-30 GHz. The effect of the input π-matching
network can be clearly seen in Figure 16 as the dip in the S11 curve around 20 GHz.
S22, as shown in Figure 18, is better than -10 dB over 3-26 GHz. It should be noted
that the low frequency limit of matching is imposed by the DC blocking networks
at the input and the output and can be improved by increasing the size of the DC
20















Figure 17: Gain (S21) vs. frequency of the wideband SiGe LNA: comparison of
measured and parasitic-extracted simulation results.
blocking capacitors, at the cost of increased die area and parasitic.
Simulated and measured noise figure are shown in Figure 19. The measured noise
figure remains below 4.5 dB over 2-14 GHz. Beyond 18 GHz, the measured data did
not match simulation very well, but the noise figure was still under 6.5 dB up to 24
GHz. Linearity, as shown in Figure 20, is excellent, with an output IP3 of 15 dBm
and 1dB compression point of 1.85 dBm. Emitter degeneration was used to improve
linearity, at the cost of increased noise figure. Noise performance of the LNA can be
improved for a less stringent linearity requirement. The amplifier draws 10 mA from
a 3.3 V supply.
Comparison with other published data are presented in Table 1. The SiGe LNA
implemented in this work excels in terms of gain flatness over bandwidth of operation
and linearity performance. The noise figure is slightly higher than some of the other
designs, but that is due to its inherent trade-off with linearity. It should be noted
that this LNA does not require any external component to function. In contrast, [27]
requires an external RF choke and thus the present design enjoys an advantage in
21





















































9.2 3 – 4.3–6.6
(0.5-15
GHz)
-2.67 – 8.4 0.131 90-nm
CMOS
[32] 1–25 11.5 3 – 3.5–4.5 15.5 4.5 900 1.44 200-nm
GaN
HEMT
[25] 3–10 20 1 3.05–
4.5
– -11.7 – 42.5 0.52 200-nm
SiGe
BiCMOS
[33] 3–20 19.1 5 – 4.2–5.2
(8-18
GHz)
-6 – 116 0.09 180-nm
SiGe
terms of die area, noise figure and gain. It can be inferred that overall performance of
this wideband SiGe LNA is competitive with other state-of-the-art designs, in CMOS
or III-V platforms, some of which are implemented in more aggressive technology
nodes.
2.4 Summary
Analysis and design of a wideband SiGe low-noise amplifier (LNA) was presented.
It was shown that by adding small inductors into the scheme of resistive-feedback
amplifier design, matching can be greatly improved. The effects of a π-matching
network at the input of the LNA on matching, gain, and noise performance were
22














Figure 18: Output matching (S22) across frequency of the wideband SiGe LNA:
comparison of measured and parasitic-extracted simulation results.















Figure 19: Noise figure vs. frequency: comparison of measured and parasitic-
extracted simulation results.
analyzed theoretically. The design approach of combining reactive matching with
resistive feedback improves performance as compared to a traditional shunt-shunt
resistive-feedback amplifier, at the cost of slightly increased die area.
23





















 3rd order component
Frequency = 14 GHz
OIP3
OP1dB
Figure 20: Output power vs. input power for fundamental and 3rd order components




A wideband (6-20 GHz) SiGe adaptive image-reject mixer with an intermediate-
frequency (IF) around 1.8 GHz was designed and fabricated in a 200-nm SiGe BiC-
MOS process with a peak fT of 150 GHz. The mixer can be automatically healed to
deliver consistent performance by nullifying the effects of process variations, environ-
mental changes, and aging. The mixer can also be adapted to different specifications.
The image-rejection ratio (IRR) of quadrature-downconversion based mixer archi-
tectures may degrade significantly in the presence of scaling-induced process varia-
tions [34]. Complex image-reject architectures are used to reduce sensitivity to process
variation at the cost of increased die area and power consumption. Even with the
use of complicated architectures, IRR degradation due to mismatch remain a prob-
lem [35]. The designed image-reject (IR) mixer corrects for amplitude imbalances in
the I and Q paths and consistently delivers high IRR. In addition to that, other key
mixer parameters, such as conversion gain and linearity, can also be tuned to meet
particular performance requirements.
The self-healing mixer, in its envisioned final form, should be a monolithic entity
which can heal itself without any external intervention. In section 3.1, the design
of the mixer and results of the healing experiment with external signal sources are
described. In the next step, the mixer was integrated with on-chip amplitude locked
loops (ALL) and DACs. The ALLs provide test signal sources and the DACs enable
digital control. The detailed description and results are in section 3.2. In the final

















Figure 21: Block diagram of the image-reject mixer. The voltage and current biases
are used as control elements to tune different performance metrics.
3.1 Healing using External Sources
3.1.1 System Architecture
A block diagram of the IR mixer is shown in Figure 21. The mixer consists of a
quadrature-downconversion stage, two variable gain amplifiers (VGAs) in the in-phase
and quadrature (I and Q) paths, a two-stage polyphase filter for image rejection, a
three-stage polyphase filter for quadrature signal generation, and another VGA at the
output. The overall mixer can be described as a variation of the Hartley architecture
using passive RC polyphase filters to provide the required phase shift and subsequent
summation for image rejection [36].
3.1.1.1 Quadrature Mixer
Quadrature down-conversion is accomplished by a micromixer (Fig. 22), which was
chosen for its superior linearity and inherent wideband input matching capability [37].
The input is matched to 50 Ω using a parallel combination of resistor R1 in series with
the 1/gm impedance of the Q1 and the impedance looking into diode-connected Q4,
which is degenerated by the resistor R2. The class-AB input stage consisting of Q2-Q4
provides excellent linearity, even under large signal condition. Individual currents out
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Figure 23: Schematic of the multi-tanh VGA circuit with ‘elastic’ gm.
Input voltageInput voltage




Figure 24: ‘Elastic transconductance’ of the multi-tanh VGA. The bold curves show
the overall transconductance (Gm), which is the superposition of the individual
transconductances (gm). By changing the offset voltage between the individual gm
characteristics, linearity can be traded off for gain and vice-versa.
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a wide range of input signal amplitude. Transistor Q3 is added to improve symmetry
and balance. The input RF stage is shared between the I and Q paths. Common input
transistors have an important advantage from a noise perspective. Noise generated
by these transistors in the image frequency band are correlated in the I and Q paths
and are canceled along with the image at the IF output. The resulting noise figure
can be about 3 dB lower compared to the case when the noise is not correlated.
The wide bandwidth of the mixer can be attributed to two things:
• The down-converter (micromixer) does not use any resonant LC circuit.
• The input matching is implemented by means of a resistance in series with 1/gm
of the HBTs.
This wideband nature is a typical characteristic of micromixers that do not use induc-
tors, and comes at the cost of a relatively high noise figure. Small devices (Q1-Q4 in
Fig. 22) were used to reduce the device capacitances and extend bandwidth. The use
of small devices with high base resistance also adds to the noise figure of the mixer.
3.1.1.2 VGA
The VGAs in the I and Q paths serve the dual purpose of increasing the overall gain
and canceling out I-Q imbalances by introducing gain offset. A multi-tanh, ‘elastic’
gm based topology [38, 39] was chosen because of the flexibility it offers in terms of
controlling gain and linearity. Each VGA consists of 13 differential pairs arranged
in parallel (Fig. 23), with two emitter-followers driving their inputs. The overall
transconductance (Gm), which results from the superposition of individual gm’s of
the differential pairs, is linear over a wider range of input voltage swing. Voltage
offsets between individual gm’s is the voltage drop across Roffset. These offsets can
be varied continuously by changing a control voltage (Vctrl) and thus changing shape
ofGm (Fig. 24). Roffset and the bias current were chosen to allow offset variation from






Figure 25: 2-stage complex polyphase filter for image rejection.
Changing the control voltage allows a direct trade-off between gain and input P1dB.
The VGA’s gain can also be varied by changing the tail current of the differential
pairs independent of the control voltage.
The VGA at the output acts as a buffer between the image reject polyphase
filter and output load. The linearity of this VGA dictates the overall linearity of the
complete system. In addition, it also provides an additional degree of freedom for
controlling the mixer gain. The load resistance of the VGAs were chosen to be 50 Ω
so that the output is matched to differential 100 ohm load.
To avoid unwanted oscillations due to capacitive loading of the emitter-followers,
a shunt R-C network (RS-CS in Fig. 23) was added to the input. The pole frequency
was chosen such that it provides high impedance at the intended operating frequency,
and thus does not have significant impact on normal operation. At higher frequencies,
however, the shunt resistance compensates for any negative resistance seen at the base,
thereby stabilizing the circuit.
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Figure 26: Simulated frequency response of a two-stage complex polyphase filter. The
filter pases through positive frequency components while canceling out the negative







Figure 27: 3-stage complex polyphase filter for quadrature LO generation.
3.1.1.3 Polyphase Filters
The image rejection at IF is provided by a passive RC polyphase filter (Fig. 25). Such
filters are symmetric (structurally) and can be cascaded to improve IRR over a wider
bandwidth. However, cascading a large number of stages can introduce significant
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Figure 28: Simulated amplitude and phase error of the quadrature generator based
on a three-stage passive polyphase filter.
loss in the signal path, requiring additional amplification stages [40]. A two-stage
filter is used in the present implementation. Simulated frequency response of the
two-stage polyphase filter is shown in Fig. 26. The filter can differentiate between
positive and negative frequencies. In other words, the filter can distinguish between
relative phase sequence of the I-Q signals, and hence can be used to pass through
down-converted RF signal but cancel the image component.
When driven with differential inputs the polyphase filter works as a quadrature
generator [36]. In this implementation, a three stage filter was used. The pole fre-
quencies were chosen so that the phase and amplitude imbalance at the output is
minimal over 6 - 20 GHz. For more details regarding polyphase filter design, please
refer to [36].
3.1.2 Performance Tuning
This mixer, through the action of its various tuning elements, enables real-time ad-
justment of its key performance parameters (IRR, conversion gain, and OP1dB). The
control elements that we have at our disposal include the current biases and control
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voltages of the VGAs (ibiasV GA1, ibiasV GA2, ibiasV GA3, vctrl and vctrlV GA3). VGA1
and VGA2 are in the I and Q paths (Fig. 21) and VGA3 is at the output. It has
been assumed that the optimum value of LO power is being used. The mixer bias
current (ibiasmixer) has minimal effect on gain or linearity and can rather be governed
by noise figure considerations, which is outside the scope of our present discussion.
Notable effects and trade-offs are discussed below.
3.1.2.1 Image Rejection
Image rejection depends on the gain and the phase imbalance between the I and Q
paths. Phase imbalance can be present in a system due to imperfections in either the
quadrature generator or the image reject polyphase filter. Phase accuracies of the
polyphase filters depend on relative matching of component values (< 1% mismatch)
and should be minimal under the assumption that the component values are tracking
together.
Gain mismatch is attributed to device mismatches in the I and Q paths and shift
in R-C pole frequencies of the polyphase filter, which depends on poorly-controlled
absolute component values. By introducing a difference between the bias currents
of VGA1 and VGA2 (ibiasV GA1-ibiasV GA2) and thereby gain offset between the two
VGAs, amplitude imbalance can be eliminated and IRR can thus be improved.
3.1.2.2 Gain and linearity
All of the VGA current biases have a linear control over gain, as expected, but only
the bias current of VGA3 (ibiasV GA3) affects the linearity significantly, as it is the
last element in the chain and handles larger signals. The nominal value of ibiasV GA3
is 3 mA, and it can be increased to 4 mA, which corresponds to a gain improvement
of about 2.5 dB. The control voltage, on the other hand, alters the shape of Gm by
changing the offsets between the individual transconductances. In addition, vctrlV GA3










Figure 29: Die photograph of the image-reject mixer. The mixer was fabricated in a
200-nm SiGe BiCMOS process. The chip die area is 1.6 mm x 1.0 mm.
for additional control over gain.
3.1.3 Measurement results
This adaptive mixer was fabricated in a commercially-available, 200 nm, 150 GHz
peak fT SiGe BiCMOS platform. A photograph of the die is shown in Fig. 29. The
die area is 1.6 x 1.0 mm2 (including bondpads) and it consumes 215 mA from a 4.0
V supply rail under nominal settings. The conversion gain across 6-20 GHz is shown
in Fig. 30. Gain variation across the entire band is less than 3 dB and it can be
varied by more than 10 dB by changing vctrl alone. The total gain variation, when
all controls are employed, is more than 25 dB.
Different metrics of the mixer can be changed in a variety of ways by different
combinations of the control elements. The effects of two important control knobs are
considered here. Fig. 31 shows how, in a typical case, IRR is affected by the difference
between VGA1 and VGA2 current biases, when other control elements are at their
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 Vctrl = 1.0 V
 Vctrl = 1.1 V
 Vctrl = 1.4 V
Figure 30: Measured mixer gain across frequency for different VGA control voltages.
The gain is quite flat across the entire frequency band and it can be varied by changing
the control voltage of the VGAs.











~ 15 dB 
Figure 31: Image rejection ratio (IRR) variation with VGA current biases in a typical
case. An improvement of 15 dB was obtained by canceling the gain imbalances in the
I and Q paths by introducing offset between the VGA current biases.
nominal values (Table 3). Clearly, the optimum point for best IRR has been shifted
from its nominal position and an improvement of about 15 dB can be obtained by
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Figure 32: Dependence of gain and 1-dB compression point (OP1dB) on control
voltage of VGA3 (vctrlV GA3).
changing ibiasV GA1 and ibiasV GA2.
The dependence of gain and OP1dB on vctrlV GA3 is plotted in Fig. 32. The opti-
mum point of operation is a little less clear in this case. One reasonable definition can
be taken as the point where OP1dB saturates, since this gives the best combination
of gain and OP1dB. This is again susceptible to process variation, as it depends on
Roffset, and vctrlV GA3 can be changed to restore optimal operation.
The nominal performance of the mixer along with other published works is shown
in Table 2. As compared to the other works, the mixer presented here performs well
over a much wider range of input frequency and has a relatively higher IF bandwidth
but consumes more power.
The noise figure of the mixer is relatively high, primarily due to the wideband
nature of the mixer. The absence of reactive matching, use of input matching resistor
and small devices (with high base resistance) in the micromixer contribute to a higher
noise figure. Primary focus of the work was on conversion gain, linearity and image
rejection of the mixer and a little bit of noise performance was traded off for wideband
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NA – -5 68 mW 0.13 µm CMOS
[44] 20-32 12
GHz
3 10.5-13 NA 0.5-2.6 – 18 mW 0.18 µm
BiCMOS
* Simulated with extracted parasitic
operation. Still, a noise figure of 14-16 dB across 6-20 GHz is certainly useful for
receivers that do not have stringent noise requirements.
The mixer burns quite a bit of power to achieve high linearity at an IF of 1.8 GHz.
A OP1dB of 10 dBm, while driving 100 Ω differential load at 1.8 GHz, is considerably
higher as compared to the other published data in Table 2. The property of image
rejection and having I-Q paths also contribute to power consumption substantially.
3.1.4 Automated healing in measurement
This SiGe mixer was put into an automated healing loop to demonstrate its full
adaptive capabilities. The setup is shown in Fig. 33. External signal sources were
used to provide RF and LO signals, and a spectrum analyzer was used to measure
the output of the mixer. All of the instruments, including the DC supplies, were
connected using GPIB and controlled through a MATLAB program running on a
computer. The program measures IRR, gain and gain compression and based on that
measurement changes the biases autonomously to achieve the desired mixer specifi-





















Figure 33: Automated healing setup. All the instruments are connected using a
GPIB interface. A Matlab program running on the computer iteratively measures
performance and tunes bias values to adapt the performance of the mixer.
which should be low enough so that the mixer not driven into saturation, and mea-
suring the corresponding IF power at the output using the spectrum analyzer. To
measure IRR, the input signal frequency is changed to the image frequency and gain
corresponding to the image is measured. The ratio of gain numbers corresponding
to RF and image signals gives IRR. Measuring the output referred 1-dB compression
point requires a power sweep of the input RF source. Instead of measuring the exact
1-dB compression point, gain compression at an output power level of 10 dBm was
measured to reduce the number of required iterations. The compression point test
was performed as follows:
1. Set input power (Pin) to (OP1dBgoal − gain) to start with.
2. Measure output power (Pout).
3. Calculate gain compression (gaincomp = gain− (Pout − Pin).
4. Update input power to (PIN +OP1dBgoal−Pout+ ǫ), where ǫ is a small number
which cntrols the tradeoff between number of iterations and accuracy of the
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Start
Optimize (ibiasvga1 − ibiasvga2)
for best IRR
Set vctrlvga3 to min.






















Figure 34: Steps of the algorithm used in the automated healing procedure. IRR is
healed first as it is independent of the rest of the parameters, and then the iterative
loop measures gain and compression, and sets the biases accordingly.
measurement. Smaller the value of ǫ smaller will be the error between the final
output power and the target OP1dB, but a larger number of iterations will be
required. In our measurements, a value of 0.1 was used.
5. Carry out steps 2 - 4 until Pout > OP1dBgoal.
Using this method reduces the number of iterations required to find out if the DUT
is meeting target specification for gain compression as compared to a linear power
sweep.
The steps of the healing algorithm is outlined in Fig. 34. IRR is optimized first,
since it can be done independent of the other two parameters of interest. The goal
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is to find out the optimum offset between the VGA bias currents that maximizes
IRR (Fig.31). This is done by measuring the IRR at the end point of the interval
of interest and bisecting the interval iteratively based on those measurements. The
algorithm can be detailed as:
1. Measure IRR at the extreme points of the search interval. Say, IRRleft corre-
sponds to maximum ibiasvga1 and minimum ibiasvga2, and IRRright corresponds
to the opposite, i.e., minimum ibiasvga1 and maximum ibiasvga2.
2. If IRRleft is larger than IRRright, then the peak lies in the left half portion of
the search interval and vice versa. The end points of the search interval is then
modified accordingly.
3. Steps 1 - 2 are performed repeatedly until the search interval shrinks down to
the desired accuracy level.
The IRR curve falls monotonically at the same rate on both sides of the peak. It is
the nature of the IRR curve that allows us to do the search in this fashion, which is
much more efficient than sweeping linearly across the whole interval.
After IRR optimization is done, the routine then proceeds to find the optimum
values of vctrlvga3 and ibiasvga3, which meets the linearity requirement with highest
possible gain. The goal of the algorithm is to find an operating point which just about
meets the linearity specification with as much gain left in the system as possible.
The algorithm starts from the minimum value for vctrlvga3, which corresponds to
maximum gain and minimum linearity, and increase it from there. If any point
during that procedure the gain falls below the specification, ibiasvga3 is increased to
boost the gain. Power consumption is increased only if bias current of the VGA3 is
increased during the routine and even then it goes up only by as much as needed to
meet the desired specifications.
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Table 3: Values of control elements
Min. Nom. Max.
ibiasvga1,2 (mA) 2.5 3 3.5
ibiasvga3 (mA) 3 3 4
vctrlvga3 (V) 1.1 1.25 1.4
Table 4: Simulation results of the mixer at nominal settings in different process
corners
Fast Nominal Slow
Gain (dB) 16.32 18.99 18.7
OP1dB (dBm) 9.74 10.02 9.84
IRR (dB) 24.6 44.3 30.8
Table 5: Target Specifications
IRR (dB) Gain (dB) OP1dB (dBm)
30 15 10















1 31.3 15.9 0.74 45.6 15.8 0.76
2 24.8 13.9 1.86 34.2 15.1 0.85
3 31.8 18.3 0.75 44.6 18.0 0.64
4 26.7 16.1 0.90 38.2 16.1 0.82
5 38.4 17.7 2.02 42.1 17.4 0.78
Mean 30.6 16.38 1.25 40.94 16.48 0.77
Std. dev. 4.72 1.54 0.57 4.23 1.06 0.07
The range of control biases and their nominal values are given in Table 3. Simu-
lated performance of the mixer in different process corners under nominal bias settings
is shown in Table 4. The simulations were carried out with RC-extracted parasitic
values. Measured conversion gain of the mixer, as shown in Table 6 was consistently
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Figure 35: Measured IRR of the mixer before and after healing for 5 different mixer
die.
quite a bit lower than the simulated values. In fact, in most cases, the measured
values of the gain before healing fell outside the range of corner simulations. This
discrepancy between simulated and measured data can be due to parasitic effects that
were not accounted for in simulation, like parasitic inductance or imperfections of the
measurement setup, like imperfect LO drive. Due to these factors, the healing proce-
dure was not able to achieve nominal simulated performance of the mixer. Instead,
the target specifications of the healing procedure were slightly altered. The target
specifications for this demonstration are shown in Table 5. The goal was to show
that the healing algorithm is effective in reducing the effects of process variation in
measurement.
The results of the self-healing procedure using this approach for 5 different die are
tabulated in Table 6 and also plotted in Fig. 35-37. In all cases, the healed mixer
met all required specifications and are significantly better than the nominal measured
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Figure 36: Measured gain of the mixer before and after healing for 5 different mixer
die.













































Figure 38: Healing setup of the image-reject mixer using ALLs and DACs.
performance. Table 6 also shows the mean and variance of IRR, gain and OP1dB
before and after healing. Clearly, die to die variation is reduced significantly after
healing.
Depending on the goal of the optimization process, the algorithm can be modified
in various ways and made more sophisticated. Average execution time for this partic-
ular healing routine was around 25 seconds. The time to execute the code is largely
limited by the GPIB requirements. The code will execute much faster when running
on an on-chip processor. It should be noted that success of this simple algorithm is
largely due to the fact that the circuit allows relatively independent control of the
metrics IRR, gain and OP1dB.
3.2 Integration of signal sources and digital control on-chip
The final vision of the idea of “self-healing” is to be able to perform the healing
without any intervention from outside the chip. In the next iteration of the chip,
test signal sources and DACs were integrated on-chip. The healing setup is shown in
Figure 38. Two amplitude locked loops (ALLs) were integrated on-chip to provide
test signals for healing and DACs were used to control the mixer digitally. The ALLs





















Figure 39: Block diagram of the revised Image-reject mixer.
ALL there is a voltage controlled oscillator. Since phase noise requirement of the
test signals were not very stringent, a ring oscillator was chosen to keep the area
overhead to a minimum. The amplitude locking mechanism works by sensing the
output amplitude using a peak detector and then using that information to control a
VGA in a feedback loop. The 8-bit DACs are serially connected and fed with a single
bitstream. The bitstream was generated within the MATLAB code and fed to the
DACs using a digital pattern generator.
The revised block diagram of the mixer is shown in Figure 39. The voltage con-
trolling the shape of the transconductance (Gm) of the VGAs was replaced with a
current based control (Ictrl) to have more linear and precise variation of the VGA
gain. One other important change was the measure of linearity for healing. Since
the ALLs are designed to produce a fixed amplitude, it is easier to measure third-
order intercept point (IP3) rather than sweeping power to measure compression point
(P1dB). Two ALLs were used to generate two tones spaced about 100 MHz apart
and those tones were combined using a resistive coupler and fed to the input of the
mixer. The number of parallel gm stages in the multi-tanh VGAs were reduced to 9
to save power consumption without hurting the small signal linearity performance.
A die photograph of the HEALICs (Heal ICs) receiver chain is shown in Fig. 40.
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Figure 40: Die photograph of the mixer with other components of the HEALICs
receiver chain.





Gain (dB) 23 18.6 23.1
IRR (dB) 40 26.2 37.1
OIP3 (dBm) 20 16.9 21.1
Power Consumption (mW) < 5%
increase
760 792
The output of the healing procedure for one die is tabulated in Table 7. Post-healing
gain and OIP3 numbers meet required specifications. The IRR was improved as a
result of healing, but it just fell short of the target (40 dB).
The gain and IRR variation with IF before and after healing is shown in Figure
41 and Figure 42 respectvely.
3.3 Monte-carlo Based Verification of Healing
In the preceding sections, self-healing capabilities of the IR mixer was demonstrated
with measured data. However, there is one limitation of that approach. It is difficult
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Figure 41: Gain vs. IF before and after healing using ALLs.














RF = 13 GHz
Figure 42: IRR vs. IF before and after healing using ALLs.
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to measure a sufficiently large number of dies to obtain data that is statistically
significant. Even measuring multiple dies from the same wafer is not sufficient because
the in-wafer variations do not represent the full gamut of possible process variations.
To really measure effectiveness of the self-healing procedure, a large number of dies
spanning a large number of wafers need to characterized. That is prohibitively costly,
both in terms of money and labor. To solve the problem, a monte-carlo simulation
based approach was adopted.
Monte-carlo is used to simulate the effects of process variations and mismatch by
running multiple simulations with randomly varying process, model, and component
parameters. The variations are controlled by the probability distributions specified
by the foundry. Larger the number of simulations, greater is the coverage of the
variations. The sample size used in this work is 250, which is large enough to cover
3σ limits of the distributions. In this simulation-based healing procedure, the design
variables defined for currents and voltages serve as the tuning knobs. For each com-
bination of model and component parameters, generated by monte-carlo, simulations
were run repeatedly with changing variable values. The variables were updated at
each iteration according to the healing rules and the results obtained from the previ-
ous simulations. The iterations go on until either the results meet the specifications
or the variables go out of their allowed range, in which case the best possible values
are returned. This healing procedure was run on 250 monte-carlo simulations. The
entire procedure was coded using Ocean and little bit of PERL.
3.3.1 Circuit improvements
The changes at the circuit level were mainly aimed at improving the IRR. In the
previous versions of the design, which is described in the preceding sections, the IRR
healing only involved compensating for gain imbalances in the I and Q paths. While








Figure 43: Schematic of the quadrature LO generator with varactors at the output.
compensation along with gain.
Phase compensation can be introduced either before or after downconversion.
In this implementation, the LO inputs were chosen to introduce the compensating
phase in the circuit. The primary advantage of choosing the LO input over IF for
introducing phase tuning is the fact that the mixer gain is much less sensitive to LO
amplitude variation as compared to that of the IF. Hence, even if some amplitude
imbalance were introduced in the course of compensating the phase, that would not
have a great effect on the gain imbalance; helping to decouple the tuning process of
gain and phase.
Phase compensation was implemented by adding varactors at the output of the
polyphase filter that generates the quadrature LO signals (Figure 43). The varactors
are accumulation mode MOS devices. The size of each device is 12 µm x 0.36 µm.
The difference between vpI and vpQ, referred to as vpd from now on, controls the
phase difference between the I and Q paths. As shown in Figure 44, by changing vpd,
the phase difference can be varied by ±1 degree.
Changing the LO phase in this fashion also affects the LO amplitude and intro-

















































Figure 44: Phase tuning of I and Q LO signals using varactors: the difference between
vpI and vpQ (vpd) controls the phase difference between I and Q signals.
small; and despite the fact that the IF output is not very sensitive to the LO ampli-
tude variation, it was found that the resulting gain imbalance was enough to have a
significant effect on IRR. To solve this problem and decouple the tuning of gain and
phase, two limiting amplifiers were added at the LO output. The limiting amplifiers
provide a fixed amplitude at the output despite variations in the input amplitude.
The limiting amplifier essentially consists of two differential amplifiers (Figure 45).
The first stage is designed to have high gain so that its output drives the second
stage into saturation. The outputs coming out of the second stage are shaped like
square waves. The tail current and the load resistor of the second stage was chosen
to set the differential output amplitude to about 360 mV peak-to-peak. The input
and output waveforms for two different LO powers are shown in Figure 46. Clearly,
the output amplitude is independent of small variations in the input amplitude. Any
gain imbalance caused by an attempt to tune the phase does not propagate through
the limiting amplifiers and hence allows independent tuning of gain and phase.























Figure 45: Schematic of the LO limiting amplifier.



















input, LO = −1 dBm
input, LO = 1 dBm
output, LO = −1 dBm
output, LO = 1 dBm
Figure 46: Transient waveforms in and out of the LO limiting amplifier. The variaiton
in input amplitude, within a certain range, does not affect the output amplitude.
from off-chip sources. Only 0 dBm of external LO power is sufficient to drive the
quadrature mixer throughout 6 to 20 GHz. The square waveform coming out of the
limiting amplifiers, due to the sharp zero-crossing of the differential LO drive, also
helps to reduce noise contributions of the switching transistors.
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3.3.1.1 Compensating for component variations of the polyphase filter
One of the major sources of IRR degradation in this mixer if the RC pole shift of
the polyphase filter at the IF. The absolute values of the components (R and C) can
vary by as much as 20% and that results in a shift in the frequency at which image
rejection takes place.
Traditional treatments of image reject architectures only talk about gain and phase
imbalance and their compensation. But for circuits using polyphase filters with two
or more stages, the point of origin of the imbalances also become important. As will
be shown in the following discussion, the imbalances originating within the polyphase
filter have unique characteristics and cannot be compensated for by either gain or
phase tuning outside the filters.
In this discussion, it is assumed that the all the component values in the polyphase
filter are well-matched and hence, their values track together. In other words, the
secondary effects of mismatch in between the components of the filter are ignored.
The basic building block of the polyphase filter is one single RC network, as shown
in Figure 47. The circuit is fed with two signals that are in quadrature. They are
denoted as I and Q. The input signals are also named according to the frequency
response they see looking into the RC network: the signal driving the RC branch
is named SLP , and the one driving the CR branch is named SHP . This naming
convention will be useful in the following discussion. The output can be thought of
as the superposition of individual responses to SLP and SHP . It should be noted that
for image cancellation to take place, SHP should lead SLP by 90
◦. In Figure 47, if the
phase of SHP was -90
◦ instead of 90◦, the I and Q signals would still be in quadrature.
But, they would add at the output rather than canceling each other.
The phase difference between the low-pass (RC) and high-pass (CR) transfer func-
tions remain 90◦ at all frequencies. But, the magnitude of the two transfer functions







Figure 47: Bulding block of the polyphase filter: one single RC network.


















R = 300R = 360
Figure 48: Magnitude response of the RC-CR combination with changing resistor
value, simulating the effect of process variation.
only effective in a small bandwidth around fp. The RC values were chosen to place
fp at 2 GHz.
The magnitude response of the RC-CR network, which is the gain of the image
signal, is shown in Figure 48. Sweeping the resistor (R) simulates the effect of process
variation. The change in the pole frequency (fp) brings about a corresponding shift
in the IRR response.
To analyze the effect of amplitude imbalance, an error term (∆A) was applied
to the low-pass input (SLP ). Figure 49 shows how the RC network responds to the
applied amplitude imbalance. The amplitude imbalance can be represented graphi-


















































Figure 49: Magnitude and phase response of an RC section with varying gain imbal-
ance.
of ∆A. Best image rejection is achieved at the frequency where the low-pass and
high-pass magnitude responses meet. Consequently, moving the low-pass response
up results in the notch in the combined magnitude response to shift to a higher fre-
quency. Similarly, for a negative ∆A the notch shifts down in frequency. Another
important property of this RC network is the fact that the output phase changes by
180◦ at the point where the low-pass and high-pass magnitude responses meet (fGZ).
The output phase follows the phase of the low-pass response before fGZ and moves
to the high-pass response after that.
Magnitude response of the RC network for varying ∆A is plotted in Figure 50.
A comparison of Figure 48 and Figure 50 shows that changing ∆A (amplitude im-
balance) and changing the fp (pole frequency) have similar effect on the output,
both manifests as a gain imbalance in the overall response, and one can be used to
compensate for the other.
The polyphase filter builds on the simple RC network and retains most of its
properties. The major advantage of using a polyphase filter is that multiple stages
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∆A = +0.15∆A = −0.15
Figure 50: Magnitude response of the RC-CR combination with changing gain imbal-
ance at the input.The effect has the same signature as changing R or C values, and



























Figure 51: Schematic of two-stage polyphase filter.
can be cascaded to improve the image rejection over a wider bandwidth. A two-stage
polyphase filter is shown in Figure 51. In this particular example, the pole frequency
of both stages have been set to 2 GHz. The input signals to the polyphase filter are
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R = 300R = 360
Figure 52: Magnitude response of the two-stage polyphase filter with changing resistor
value, simulating the effect of process variation.
at quadrature and the phase sequence is such that the signal driving the high-pass
combination (SHP ) leads the signal driving the low-pass combination (SLP ) by 90
◦.
The quadrature outputs are summed at the output to provide differential signal. The
magnitude response of the filter under these conditions is shown in Figure 52 with
varying resistor values (R). The advantage of using two stages is evident from the
plot. Better image rejection is achieved over a wider bandwidth as compared to the
single RC circuit (Figure 48). The magnitude response behaves in exactly the same
fashion as that of the RC-CR network. The location of the notch in the magnitude
response is determined by the pole frequency (fp).
The polyphase filter responds quite differently to an amplitude imbalance at its
input. The magnitude response of the filter for varying amplitude imbalance (∆A)
is shown in Figure 53. The amplitude imbalance does not, unfortunately, shift the
response up or down in frequency as was the case for the single RC-CR network.
Rather, any amplitude error on either side of perfect balance degrades the image
rejection performance for all frequencies. This means that the effect of the pole shift
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∆A =  0.00
∆A =  0.05
∆A =  0.10
∆A =  0.15
Figure 53: Magnitude response of the two-stage polyphase filter with changing gain
imbalance at the input. It has a completely different signature as compared to that
of varying R or C, and hence, it cannot use to compensate for drifting component
values within the polyphase filter.
of the polyphase filter, which can be caused by process variation, is entirely different
from the response of the filter to amplitude imbalance, and the effect of process
variation on the polyphase filter cannot be compensated for by changing gain balance
outside of the filter.
The polyphase filter behaves differently as compared to the RC-CR network be-
cause each input of the polyphase filter drives both a low-pass branch and a high-pass
branch, which react differently to the applied amplitude imbalance. The response of
an RC network was discussed before (Figure 49). The response of a CR network (Fig-
ure 54) to the same input amplitude imbalance is shown in Figure 55. In the case of
the CR network, the high-pass response is moved up, and consequently, the notch in
the magnitude response shifts down in frequency. To reiterate, for the same amplitude
imbalance between the I and Q signals, image cancellation takes place at different fre-
























































Figure 55: Magnitude and phase response of an CR section with varying gain imbal-
ance.
amplitude imbalance at the output. For a multi-stage polyphase filter this imbalance
then cascades down the chain to degrade the IRR.
The magnitude and phase of I1+ (Figure 51) and the corresponding input ampli-
tude and phase differences are plotted in Figure 56. The image is perfectly canceled at
the frequency at which the difference in magnitude between the RC and CR response
become equal to the input amplitude imbalance. This is convenient way of keeping
track of the notch in the image response. In Figure 56, both the magnitude difference
between the high-pass and low-pass responses and the input amplitude imbalance are
plotted. Their point of intersection determines the location of the notch. In this case,




























































































Figure 57: Magnitude and phase response of an CR section with varying gain imbal-
ance.
The notch in this case moves down in frequency.













































Figure 58: Magnitude and phase response of an CR section with varying gain imbal-
ance.
and Q2+. The conditions for obtaining exact image cancellation can be summarized
as:
• The signal driving the high-pass network (SHP ) has to lead the signal driving
the low-pass network (SLP ) by 90
◦.
• The input amplitude imbalance has to cancel out the difference in magnitude
response of the low-pass (RC) and high-pass (HP) networks.
It is interesting to note that the phase difference of the input signals being fed
to the second stage of the polyphase filter changes abruptly by 180◦ in between the
frequencies at which the I and Q outputs of the first stage goes to zero; and in that
region, the input signals add in phase at the output rather than canceling out, which
explains why the output does not go to zero at 2 GHz (Figure 59) despite the condition
of gain being satisfied.















































Figure 59: Magnitude and phase response of an CR section with varying gain imbal-
ance.
and Figure 59, when summed together produces the overall image response that was
shown in Figure 53. The foregoing analysis reveals the the fact that the imbalances
within the polyphase filter have different characteristics as compared to gain or phase
imbalances arising from outside the filter and has to be compensated for within the
filter to achieve better image rejection.
One way to get around the problem of the pole shift of the polyphase filter is to
make the bandwidth of image rejection so wide that even after process variation, the
filter covers the required bandwidth of operation. But this approach requires many
cascaded stages, each stage adding extra loss to the chain. A better way to deal with
the problem of pole shift is to make the polyphase filter tunable. Either R or C can
be changed to tune the pole frequency. It is difficult to implement a variable resistor
at high frequency without significant penalty in terms of linearity. For this reason,
varactors were chosen to vary the capacitors. A schematic of the tunable polyphase











Figure 60: Tunable polyphase filter.
together. This approach allows us to compensate for variations assuming there is no
mismatch between the elements. In the presence of mismatches, the IRR can degrade.
Also, the quality factor of the varactors limit the achievable level of image rejection.
But, as will be shown later, by targeting the major source of variation, which is the
variation in the absolute values of the components, excellent IRR was achieved.
3.3.2 Detailed descriptions of the healing algorithms
The goal of the healing algorithm is to find out the right combination of variables
that produces optimum performance. The method adopted can be broken down into
the following steps:
• Study the relationships between the performance metrics and the tuning knobs.
• Define goals of the healing algorithm.
• Build rules that are necessary and sufficient to achieve the defined goals.
• Combine and translate the rules into codes.
In the ideal scenario, there would be a one to one relation between the performance
metrics and the tuning knobs; each tuning knob controlling one output parameter
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Table 8: Dependence matrix of tuning knobs and performance metrics
IRR (dB) Gain (dB) OIP3 (dBm)
∆IV GA,I−Q strong very low very low
VP,I−Q strong very low very low
VPPF strong very low very low
Ictrl low strong strong
IV GA,out very low strong strong
and having no effect on the others. That would greatly simplify the design of the
algorithm. But, unfortunately, that is rarely the case. In reality, each tuning knob
affects more than one parameters. In this implementation, circuit topologies and
architectures were chosen or to preserve the desired orthogonality as much as possible.
The subset of output parameters and tuning knobs that satisfy the condition of
one to one relationship, can be tuned independently in a completely separate step in
the healing process. Other parameters, whose dependence on the tuning knobs do not
follow the condition of one to one relationship, should be healed together to ensure
that the global optimum point is achieved.
The healing rules can sometimes be implemented conveniently in the form of equa-
tions. When that is not possible, we may take resort to look up tables. The baseband
processor must be aware of the behavioral model of the DUT and its response to the
tuning knobs, which are condensed into the healing rules, to be able to efficiently
drive the system towards the optimum operating point.
The relative degree of dependence of the performance metrics on the tuning knobs
are shown in Table 8. The IRR healing is relatively independent of the OIP3 or gain
healing. Hence, the total healing process is divided into two steps. Figure shows
the overall flow of the healing process. In the first step, gain and OIP3 are healed
simultaneously using Ictrl and IV GA,out, and IRR is healed using ∆IV GA,I−Q, VP,I−Q,
and VPPF in the second step. IRR healing was done at the end because the IRR is
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affected by Ictrl when ∆IV GA,I−Q is not zero. Although Ictrl has only a weak influence
on the relative gain between I and Q, IRR, being very sensitive to such changes, may
degrade to some extent. In the following sections the details of the healing algorithms
are discussed.
3.3.2.1 Gain and OIP3 healing
Gain and OIP3 both depend on Ictrl and IV GA,out. Hence, they were healed simulta-
neously. The dependence of gain and OIP3 on IV GA,out and Ictrl are shown in Figure
61 and Figure 62 respectively. Increasing IV GA,out increases gain of the final VGA
stage and increases OIP3 proportionately. Ictrl affects OIP3 in a more complex fash-
ion. Increasing Ictrl decreases the voltage offset between the individual gm curves of
the multi-tanh circuit. There exists an optimum value of Ictrl for which the overall
transconductance (Gm) of the VGA achieves maximum flatness. At that optimum
value OIP3 of the VGAs become very high and the OIP3 of the micromixer domi-
nates the overall linearity. The plateau at the center of the OIP3 plot (Figure 62)
corresponds to the range of Ictrl for which the micromixer linearity becomes the lim-
iting factor. On either side of the plateau, the overall OIP3 is determined by that
of the VGAs and starts degrading as we move away from the optimum Ictrl value.
Gain increases with Ictrl as increasing Ictrl reduces the offset voltage between the gm
curves, which add to give higher overall transconductance (Gm).
The goals of the algorithm were defined as:
• Try to achieve both gain and OIP3 targets with minimal increase in power
consumption.
• If both goals cannot be met, exit with the best possible combination of gain
and OIP3.
Based on the plots and the goals, the following rules were developed to find the
optimum value of Ictrl and IV GA,out:
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Figure 61: Dependence of gain and OIP3 on IV GA,out.





































Figure 62: Dependence of gain and OIP3 on Ictrl.
• Ictrl is optimized first as that does involves very little power penalty. If opti-
mization of Ictrl fails to meet the goals, only then IV GA3 is increased.
• As shown in Figure 62, below a certain value of Ictrl, named Ictrl,knee, both gain
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and OIP3 decreases. Hence, it is desirable to operate above Ictrl,knee (Ictrl >
Ictrl,knee). Since, the position of Ictrl,knee depends on process variation, a more
practical way to implement the rule is to make sure that the slope of the OIP3
curve is negative (∂OIP3
∂Ictrl
< 0).
• The optimum value of Ictrl is defined as the point for which gain and OIP3 are
equidistant from their respective goals (∆gain = ∆OIP3). This rule enables
the trade-off between gain and OIP3, if needed. Also, the fact that IV GA,out
changes both gain and OIP3 approximately by the same amount, fits perfectly
with this approach. The optimization of Ictrl can be followed by an increase in
IV GA,out if needed.
Figure 63 shows the flow of the algorithm, which starts by making sure that the OIP3
slope is negative (∂OIP3
∂Ictrl
< 0). Once on the negative slope of the OIP3 hill, the value
of Ictrl is updated based on the following equations:







′ + k.log [1 + |∆gain−∆OIP3|] (13)
The step size is adaptive. Farther the operating point from the optimum point,
greater is the difference between ∆gain and ∆OIP3, and larger is the step size; and,
as Ictrl gets closer to the optimum value, the step size gets smaller. k is a scaling
factor for the step size and affects the convergence characteristics. A large k results
in “ringing” and a small k results in a “over-damped” response. For a very large k,
the algorithm may not converge at all. The value of k was chosen carefully to ensure























Figure 63: Algorithm for healing gain and OIP3.
small when Ictrl is close to the optimum point; and its value provides a way to control
the trade-off between accuracy and speed.
The iterative process continues till the difference between ∆gain and ∆OIP3 falls
below an error bar (ǫ), which provides another control over speed and accuracy of
the procedure. At each iteration of updating the value of Ictrl, the slope of OIP3 is
checked to make sure that the operating point is above Ictrl,knee. If the goals are not
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met after determining the optimum value of Ictrl, IV GA,out is increased till the goal a
is achieved or the maximum allowed value of IV GA,out is reached.
3.3.2.2 IRR healing
IRR healing consists of three steps: gain compensation, phase compensation, and
centering the frequency response of the polyphase filter. The relationship between





where ∆A is the gain imbalance and ∆θ is the phase imbalance between the I and
Q paths. As (14) suggests, The optimum points for gain and phase imbalances that
minimizes IRR are quite independent of one another and hence, the optimum value
of one can be found irrespective of what the other is set to. The same holds true
for gain imbalance and the pole shift of the polyphase filter. The optimum value of
phase imbalance though depends on the location of the RC pole of the filter. It is
not possible to find the optimum phase without first centering the polyphase filter.
The IRR healing was implemented by compensating for gain imbalance, centering the
polyphase filter, and compensating for phase imbalance, in that order.
Compensation for gain imbalances was done by introducing a difference between
the gain of the I and Q VGAs. The dependence of the image gain on the difference of
bias currents of the VGAs (∆IV GA,I−Q) is shown in Figure 64. The notch in the image
gain response corresponds to the peak in the IRR response. The location of the notch
changes with process variation and the goal was to find ∆IV GA,I−Q that minimizes
image gain. The flow of the algorithm is shown in Figure 65. The algorithm starts
by measuring the image gain at the two extremes points of the ∆IV GA,I−Q interval.
Depending on which value is greater, the corresponding ∆IV GA,I−Q value is updated
to the middle of the interval; thus shrinking the search interval in half. This process
continues till the search interval shrinks down to the desired accuracy level.
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Figure 64: Dependence of image gain on IV GA,I − IV GA,Q.
Start
gainimage(∆IV GA,L)−
gainimage(∆IV GA,R) > 0












Figure 65: Algorithm to find out optimum ∆IV GA for gain compensation.
The effect of phase imbalance on image gain has the same signature, and the
optimum value of ∆VP,I−Q that minimizes image gain was determined in a similar
fashion.
The effect of VPPF on image gain is shown in Figure 66. The location of notch
was estimated by the difference in the image gain values (∆gainimage) at 1GHz and 3
GHz. The variation of ∆gainimage with VPPF is shown in Figure 67. Under nominal
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Figure 66: Change in image gain frequency response with VPPF .























Figure 67: Difference in image gain at upper and lower edge of the frequency band
vs. VPPF .
conditions, the value of ∆gainimage is about 14. Process variation can cause the
operating point to move from that nominal value and the goal of the algorithm is to
bring the value of ∆gainimage to its nominal value (∆gainimage,nom). An empirical
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Start
Compensate for gain imbalance
Center polyphase filter
Compensate for phase imbalance
Center polyphase filter - 2nd pass
Compensate for gain imbalance - 2nd pass
End
Figure 68: Flow of IRR healing algorithm.
equation was developed based on an straight-line approximation of the curve in Figure
67. The equation, shown in (15), was used to update the value of VPPF at each
iteration until the value of ∆gainimage ended up within an specified error bar of the
nominal value (∆gainimage,nom).
VPPF = VPPF + (∆gainimage −∆gainimage,nom) /33 (15)
The complete IRR healing algorithm is shown in Figure 68. A second round of gain
compensation and centering was used to improve accuracy.
3.3.3 Results
The healing procedure, outlined in the previous section, was applied to 250 monte-
carlo runs at 13 GHz RF and 2 GHz IF. The resulting histograms for gain, OIP3,
and IRR are shown in Figure 69, Figure 70, and Figure 71. The healing procedure
improves the yield in each case significantly.
To verify how the IRR healing at a single frequency translates over a bandwidth
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Gain yield = 38%
Goal
(a) Pre-healing gain























Gain yield = 95%
Goal
(b) Post-healing gain

















































OIP3 yield = 86%
Goal
(b) Post-healing OIP3
Figure 70: Histogram of OIP3 before and after healing for 250 monte-carlo runs.
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IF = 2 GHz
RF = 12 GHz
IRR yield = 0.4%
Goal
(a) Pre-healing IRR























IF = 2 GHz
RF = 12 GHz
IRR yield = 98%
Goal
(b) Post-healing IRR
Figure 71: Histogram of IRR before and after healing for 250 monte-carlo runs.
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around the center frequency, the IRR was simulated over a wide bandwidth before
and after healing. The plots are shown in Figure 72. The healed IRR is better than
60 dB over a bandwidth of 140 MHz for most of the monte carlo runs. For an IRR
requirement of 50 dB, the bandwidth increases to 380 MHz.
Healing of gain and OIP3 involves increasing the power consumption in some
cases. The histograms for power consumption before and after healing are shown in
Figure 73. After healing the power consumption increases only by 1.57%, while the
overall yield for gain, OIP3, and IRR goes up from 0% to 82.4%.
3.4 Summary
An adaptive 6-20 GHz image-reject mixer was implemented in a 200-nm SiGe BiC-
MOS process. Tunability of various performance metrics was explored with differ-
ent bias voltages and currents as control elements. Automated self-healing of IRR,
gain, and linearity was demonstrated in measurement with on-chip signal sources and
DACs. The IRR performance of the mixer was analyzed and improved. A monte-carlo
based methodology was developed to verify the effectiveness of the healing procedure.
The flexible nature of this “self-healing” mixer makes it suitable for an RF receiver
that can adapt to varying performance requirements or can deliver consistent perfor-
mance despite process variations.
74













) IRR = 60
(a) Pre-healing IRR vs. IF

















(b) Post-healing IRR vs. IF
Figure 72: IRR vs. IF before and after healing for 250 monte-carlo runs.
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Average increase = 1.57%
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RF switches find widespread application in a variety of electronic systems. Switched-
line phase shifters, transmit-receive (T/R) switches, multi-mode and multi-band
transceivers, phased arrays, reconfigurable and self-healing systems are a few ap-
plications that require high-performance RF switches. In many of these applications,
the insertion loss of the switch greatly impacts the performance of the system, and
hence, it is desirable to minimize the loss of the switch.
Minimizing insertion loss inevitably involves a trade-off with other switch per-
formance metrics such as isolation, bandwidth, and signal handling capacity [45].
In narrow-band designs, it is possible to take advantage of LC resonance to reduce
loss [46]. For wide-band high-frequency switches, the options to reduce loss are much
more limited. The primary means of achieving low loss is to reduce the loss through
the gate and substrate of the component transistors [5,47]. A large resistor added to
the gate prevents high-frequency signal from leaking through the gate, but limits the
switching speed of the switch. In bulk CMOS technologies, loss through the substrate
can be minimized by increasing the substrate resistance, isolating the substrate using
deep-trench, or using triple-well technologies.
Phase shifters are crucial components for phased-array communication and radar
systems. Low-loss and inexpensive phase shifters are required for improved perfor-
mance and widespread application. Many phase shifter architectures, such as the
high-pass/low-pass and switched line topologies, require RF switches for their oper-
ation. In such cases, the RF performance of the switch, and especially its insertion
loss, dominates the overall phase shifter performance. For this reason, microwave
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and millimeter-wave phase shifters are typically implemented using ferrite materi-
als [48], p-i-n diodes [49], III-V FET switches [50] and more recently MEMS [51].
Silicon FET-based phase shifters, however, consume virtually no DC power and are
amenable to better integration with on-chip low noise amplifiers or power amplifiers,
and thus have emerged as an active research topic.
In this chapter, design of low-loss switches in both bulk and silicon-on-insulator
(SOI) technologies are discussed.
4.1 Low-loss switch in bulk technology
Recently, there has been significant work on MOSFET-based single-pole, double-
throw (SPDT) switches for various microwave applications [52]– [55]. In most SiGe
BiCMOS technologies, the CMOS devices are typically fabricated on a medium-
resistivity (5 – 20 Ω-cm) p-type bulk substrate, as opposed to a lower-resistivity (
< 1 Ω-cm) substrate typically used in a pure CMOS technology. It has been previ-
ously shown that by either significantly increasing [54] or significantly decreasing [55]
the substrate resistance for a series-shunt SPDT switch design, the insertion loss of
the switch can be improved. In a previous work [56], the effects of substrate and
additional gate impedance on insertion loss, isolation, bandwidth and linearity of
series-shunt SPDT switches targeted for X-band radar applications were studied in
detail. The present work extends this to K-band, performs additional optimization for
loss, and implements a 20 GHz 1-bit phase shifter using deep-trench isolated switches
with low insertion loss, demonstrating the feasibility of building highly integrated low
loss K-band phase shifters in commercially-available SiGe technology.
In this section, design of wideband high-frequency (K-band) nMOS SPDT switches
and a switched-line 180◦ single-bit phase shifter using bulk technology is discussed.
The design of the phase shifter demonstrates the use of low insertion loss nMOSFET
switches in 130-nm silicon-germanium (SiGe) BiCMOS technology. Design and layout
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Figure 74: nMOS series-shunt SPDT switch topology.
optimization approaches for MOSFET based series-shunt, single-pole double-throw
(SPDT) switches were investigated. The switches were designed to use deep trench
substrate isolation to reduce losses. An insertion loss of 2 dB and a isolation better
than 15 dB up to 20 GHz were obtained in measurement. The single-bit phase shifter,
built from these switches and delay lines has an insertion loss of 4.5±0.5 dB at 20
GHz while maintaining input and output return losses better than -15 dB.
4.1.1 Technology
The technology utilized for this work is the commercially-available IBM 8HP SiGe
HBT BiCMOS technology [57]. This 130 nm SiGe technology offers standard Si
CMOS, 200 GHz SiGe HBTs, various types of resistors, shallow-trench and deep-
trench isolation, low-loss MIM capacitors, low-loss spiral inductors, and on-chip mi-
crostrip transmission lines. This SiGe platform is fabricated on a conventional 8 – 10
Ω-cm p-type bulk substrate, and contains no additional buried epi-layer.
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4.1.2 nMOS switch design
A standard series-shunt nMOS SPDT switch (Figure 74) utilizes nMOS transistors
acting as pass-gates and shunt terminations. The switch performance is mostly de-
termined by the electrical characteristics and parasitics associated with the series
(or pass-gate) device. Devices with higher W/L ratio decrease the on-resistance and
hence insertion loss at low frequency. At the same time, however, the larger para-
sitic capacitances of these bigger devices degrade their high frequency performance.
Various nMOS design and layout optimizations were studied for the series device,
to determine their transmission and isolation properties in both the ”on” and ”off”
state. These design and layout changes attempt to significantly increase or decrease
the series devices substrate resistance (Rsub) and gate resistance (RG) by incorporat-
ing on-chip polysilicon-based resistors, additional substrate contacts, and deep-trench
isolation structures in the switch design. All the design variations consist of the same
core design, which utilize 6 parallel nMOS devices for the series device, with four
gate fingers, each 2µm wide. To alter the impedance seen by the bulk of the se-
ries devices, three different layouts (Figure 75) were examined, a ”high-substrate”
(HS) resistance design, a ”medium-substrate” (MS) resistance design, and a ”low-
substrate” resistance design (LS). The HS design incorporates a ring of deep-trench
isolation (approximately 10 µm deep and 1 µm wide) around the 6 nMOS devices
to increase impedance to the substrate. The MS design incorporates a single ring of
substrate contacts (approximately 2 µm from the devices and 1 µm wide), to obtain
an intermediate impedance to the substrate. The LS design incorporates additional
substrate contacts adjacent to the initial ring, providing low-impedance substrate
connection.
Similarly, a 21 kΩ polysilicon resistor was placed in series with the gate of the
nMOS device to create a high gate resistance connection. With these variations,
5 different series nMOS devices were experimentally investigated: a high substrate
80
Figure 75: Various layout configurations of the nMOS devices investigated.
resistance, high gate resistance device (HSHG), a high substrate resistance, low gate
resistance device (HSLG), a medium substrate resistance, low gate resistance device
(MSLG), and a low substrate resistance, low gate resistance device (LSLG).
4.1.3 Measured Results for nMOS device
The S-parameters of the series nMOS devices were measured at wafer-level, with the
pad parasitics de-embedded using standard open-short de-embedding. The S21 of
these devices can be seen in Figure 76, with the gate-source voltage (VGS) biased
at 0 V and 1.2 V to evaluate their transmission and isolation capabilities. As seen
in Figure 76, the HSHG device demonstrates the best transmission performance,
with minimum degradation at higher operational frequencies. The HSLG device has
the second best transmission performance, and the MSLG and LSLG devices have
nearly identical (and the worst) performance. Not surprisingly, the exact opposite
performance trends occurred for the isolation capabilities of the devices.
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Figure 76: Measured S21 of various nMOS layouts for both on and off states.
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These results highlight the impact of the deep-trench isolation ring on the high-
substrate (HS) devices. This ring increases the nMOS substrate resistance, mini-
mizing loss through the parasitic drain-substrate and source-substrate capacitances.
However, in doing this, the parasitic coupling path between the drain and source
(via the substrate) is increased, degrading the isolation. The incorporation of an
external gate resistance has a similar effect, by reducing the loading effect of the
gate-source and gate-drain capacitances. Interestingly, the medium-substrate (MS)
and low-substrate (LS) devices have essentially identical S-parameter performance,
indicating that (at least for this technology) the incorporation of additional substrate
contacts has no effect in reducing the effective nMOS substrate impedance.
4.1.4 SPDT Switch Design
The SPDT switch was designed based on the familiar series-shunt topology (Figure
74). nMOS devices with isolated substrate and high gate resistance (HSHG) were
used in the design to minimize insertion loss at high frequency. Inductors and device
parasitic capacitances were used to match the ports to 50 Ω. Due to the small
amount of required inductance RF line inductors were used in this case. The RF
line component is essentially a metal trace over a deep trench isolated ground plane,
emulating a microstrip line with very high characteristic impedance. The design
incorporated a 5 finger nMOS device with a gate width of 3.2µm for the shunt switch.
CMOS inverters were used to drive the gates of the devices. All of the switches are
0.93 X 0.85 mm2 in size (0.48 X 0.60 mm2 not including the pads), operate off a
1.2 V supply, dissipate < 1 µW of dc power, and incorporate on-chip microstrip
transmission lines for signal routing.
4.1.5 SPDT Measured Results
The measured insertion loss and isolation performance of the HSHG SPDT switch
is shown in Figure 77 and Figure 78. Due to the absence of any resonance network,
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Figure 77: Measured insertion loss of the SPDT switch.

















Figure 78: Measured isolation of the SPDT switch.
the switch has broadband characteristics, as expected. The switch demonstrates low
insertion loss performance, with an S21 of -1.4 dB at 10 GHz, -1.7 dB at 15 GHz,
and -2.0 dB at 20 GHz. The isolation between the ports is better than 15 dB upto
20 GHz (Figure 78). The ports are well-matched from 1 GHz to 25 GHz (Figure 79),
with S11 and S22 below -15 dB from 1 to 20 GHz. IIP3 and P1dB of the switch was
measured to be 22.5 dBm and 12.5 dBm respectively at 20 GHz.
4.1.6 Phase Shifter design
The K-band phase shifter design is based on two microstrip lines whose phase delay
differ by 180◦ at 20 GHz. SPDT switches are used to switch between the reference
84




























Figure 79: S11 and S22 of the SPDT switch.
Figure 80: Die micrograph of the K-band phase shifter.
arm and the delay arm. The delay lines are implemented as microstrip lines with 50 Ω
characteristic impedance. The phase shifter is bi-directional in nature and consumes
virtually no DC power. Die micrograph of the phase shifter is shown in Figure 80.
The phase shifter occupies 1.46 X 1.18 mm2 without pads.
4.1.7 Phase Shifter Measured Result
Insertion loss and matching at the ports of the phase shifter are shown in Figure
81 and Figure 82, respectively. Insertion loss at 20 GHz is below 4.75 dB with gain
mismatch between the two arms being below 0.5 dB. It is well-matched at the ports,
with S11 below -15 dB from 1 GHz to 25 GHz. Phase variation with frequency is
shown in Figure 83. A 180◦ phase difference was obtained at around 24 GHz, and
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Figure 81: Insertion loss of K-band phase shifter.




























Figure 82: S11 and S22 of the K-band phase shifter.
the measured bandwidth is about 2 GHz with 10◦ phase error.
4.1.8 Benchmarking
The performance of this HSHG SPDT switch is compared with other published results
in Table 9. [55] and [53] are based on a 0.13 µm CMOS technologies and [58] uses
GaAs MESFETs. It should be noted that the work presented in [52] utilizes three
supply lines (GND, VDD, and VSS) to apply dc bias to the RF signal path, which
reduces the parasitic capacitances of the device as well as increasing the transient
voltage capabilities of the switch. The HSHG switch presented here is competitive
with all of the previously published work, in terms of insertion loss and bandwidth
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1 bit Phase Shifter
 
Phase Variation, V DD = 1.2V
Figure 83: Variation of phase with frequency.
Table 9: Comparison of SPDT switches
Lit.
IL (dB)
Iso. (dB) IIP3 (dBm)
10 GHz 15 GHz 20 GHz
HSHG 1.4 1.7 2 >15 22.5
[53] 2.25 N/A N/A 23 28
[52] N/A 1.8 N/A 17.8 34.5a
[58] N/A N/A 2.5 47 N/A
aUses 3 supply lines
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Table 10: Comparison of phase shifters
Literature Frequency No. of bits IL (dB)
This Work 19-21 GHz 1 4.5
[59] 9-15 GHz 5 15
[60] 33-35 GHz 4 14.2
capabilities, highlighting the effectiveness of the deep-trench shielding and its ability
to reduce the loss of the series nMOS device.
The performance of the 1 bit phase shifter is compared to other relevant published
results in Table 10. It should be noted that [59] uses nMOS with a shorted Bulk-
Source connection, necessitating the use of deep NWELL and thus an extra processing
step (higher cost). In addition, [60] is based on heterojunction FETs (HJFETs) for
the switch elements consisting of an InGaAs channel layer sandwiched between Si-
doped AlGaAs layers. This comparison shows the feasibility of building competitive
K-band phase shifters with low insertion loss using MOS switches in SiGe BiCMOS
technology.
4.2 SOI switch
Silicon on insulator (SOI) CMOS technologies are naturally suited for low-loss FET
switches, since the isolated bulk greatly reduces the loss through the substrate. In this
section, SOI CMOS switches focused on low-loss and wide bandwidth are presented.
The design details and relevant trade-offs are discussed in section 4.2.1, and the
measured data are presented in section 4.2.2.
4.2.1 Switch design
The designed SPDT RF switches are based on the simple series-shunt topology, as
shown in Fig. 84. The transistor dimensions are chosen based on the competing




















Figure 84: Schematic of the SPDT RF switch.
M3) reduce their on-resistance, and hence, insertion loss at low frequency. However,
at the same time, increased parasitic capacitances due to the large devices limits
the bandwidth of operation and degrades isolation. Increasing the size of the shunt
devices (M2, M4) improves isolation at the cost of a slight decrease in insertion loss
due to added parasitic capacitance. Two versions of the switch using low (1.5 V) and
high-voltage (2.5 V) FETs were designed. For the 1.5 V design, the sizes of M1, M3
and M2, M4 are 125 µm X 0.18 µm and 40 µm X 0.18 µm, respectively. For the 2.5 V
design, larger devices were used; the size of M1, M2 is 260 µm X 0.32 µm and that of
M2, M4 is 105 µm X 0.32 µm. Large gate resistances (R1, R3 = 17.5 kΩ and R2,R4
= 13 kΩ) were chosen to minimize leakage through the gate.
The matching network consists of Lx and Cx (Fig. 84). The parasitic capacitances
(Cp), together with the matching network, form a π-match, which improves matching
and insertion loss at the higher end of the intended bandwidth (Fig. 85). The switch
has perfect matching at DC, assuming all the ports are terminated with 50 Ω resis-
tances. The matching network introduces a notch in the S11 response. The location
of the notch depends on the values of Lx and Cx, and it should be placed such that
the S11 stays below the required value throughout the desired range of frequencies. To
maximize the matching bandwidth, the π-network was made symmetrical by setting
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Figure 85: Simulation results showing effects of matching network on insertion loss
and matching.
Cx = Cp. The value of the inductor (Lx) was selected based on the cut-off frequency
(1/(2π
√
LxCx)) and the location of the notch in the S11 response.
The P1dB of this series-shunt topology is limited by the shunt devices under
negative voltage swing [46]. The simulated input P1dB of the 1.5 V switch is 11
dBm, which can prove to be insufficient for some applications. The signal handling
capacity can be improved by using higher-voltage FETs, at the cost of degrading
loss and reducing bandwidth. Additionally, the P1dB of this switch topology can be
changed simply by changing the DC bias of the RF signal. As shown in Fig. 86,
increasing the DC bias improves P1dB up to a certain point, with a corresponding
increase in loss. Importantly, the DC bias can be used to change the performance
of the switch post fabrication. Reconfigurable, adaptive or self-healing systems [3]
can make use of such low-loss adaptive switches. For example, when used as a T/R
switch, the nominal low-loss bias setting can be used in receive mode and a high-P1dB
setting can be turned on in transmit mode, enabling much greater design flexibility.
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Figure 86: Simulation results showing effects of DC bias variation on insertion and




Figure 87: Die photograph of the 1.5 V SPDT RF switch.
4.2.2 Measured data
The switches were fabricated in a commercially available twin-well SOI CMOS process
(IBM 7RF-SOI) on a high-resistivity ( 1000 Ω-cm) SOI substrate with 3 metal layers.
A die photograph of the 1.5 V switch is shown in Fig. 87. The core of the chip



































Figure 88: Measured S-parameters of the 1.5 V SPDT RF switch.
The S-parameters of the switches were measured using a VNA and de-embedded
using open-short structures on wafer. Measured data of the switches under nominal
conditions are plotted in Fig. 88 and Fig. 89. Loss of the 1.5 V switch is less than
0.5 dB up to 20 GHz and below 2.0 dB at 40 GHz. To the best of our knowledge, this
is the best reported loss performance of any wide-band CMOS switch in this range
of frequencies. The matching is better than -10 dB and the isolation is greater than
15 dB.
These SPDT RF switches are compared with other published data in Table 11.
It is worth noting that some of the prior work employ additional techniques to im-
prove certain performance metrics, requiring extra resources. For example, [61] uses
a negative body bias to improve P1dB, while [46] uses LC resonance and the reported
values are valid at only 35 GHz.
As an application of the switches, a one-bit, 180◦ switched-line phase shifter was
designed at 20 GHz. The die photograph of the phase shifter is shown in Fig. 90
and the measured results are plotted in Fig. 91. As a result of the high-performance



































Figure 89: Measured S-parameters of the 2.5 V SPDT RF switch.
Figure 90: Die photograph of the switched-line phase shifter.
4.3 Summary
Design of low-loss switches and switched-line phase shifters were discussed in both
bulk and SOI technologies.
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[61] DC-60 <2.5 <3.0 >48 17 90 nm CMOS
[46] 26-40 N/A 2.6 27 12 130 nm
CMOS
[62] DC-28 <2.0 N/A >15 26.5 130 nm
CMOS




1.5 V DC-40 <0.5 <2.0 >15 11 180 nm SOI
CMOS
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Figure 91: Measured S-parameters of the one-bit switched-line 180◦ phase shifter
using the 1.5 V switches. The phase shifter produces 180◦ phase shift at 20 GHz.
For the bulk technology, various design and layout optimizations for K-band nMOS
series-shunt SPDT switches were investigated. It was demonstrated that the incorpo-
ration of a deep-trench isolation ring around the series nMOS device can significantly
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improve switch bandwidth and insertion loss capability. The use of an additional
gate resistor also results in a modest improvement in bandwidth and insertion loss.
A series-shunt SPDT switch based on these two design techniques has been investi-
gated, demonstrating an insertion loss of -2 dB at 20 GHz, and a return loss < -15 dB
over the entire band of interest. A 1-bit 180◦ 20 GHz switched line phase shifter was
designed, demonstrating the possibility of implementing high performance monolithic
phased arrays in SiGe BiCMOS technology.
Two low-loss SPDT RF switches and a one-bit 180◦ switched-line phase shifter,
implemented in a 180 nm SOI CMOS, were presented. A π-matching network was
used to extend the bandwidth and reduce insertion loss. It was demonstrated that
P1dB can be improved using different biasing schemes. The switches combine best-




A comparison of LC cross-coupled oscillators implemented in a high-speed, com-
plementary SiGe BiCMOS platform with matched npn and pnp performance was
performed. Three oscillators (npn-only, pnp-only and complementary – npn + pnp)
with the same LC resonant tank were designed, fabricated and tested. Results show
that the complementary oscillator provides a more efficient circuit solution than its
npn-only or pnp-only counterparts in terms of phase noise and power consumption.
The fully monolithic complementary oscillator operating at 1.15 GHz exhibits a phase
noise of -114.8 dBc/Hz at 1 MHz offset, with a corresponding FoM of 171.5, while
drawing only 0.9 mA from a 3.3 V supply. The FoM of the complementary design is
5.7 dB better than that of the npn-only design at 1 MHz offset. The complementary
SiGe oscillator also features excellent close-in phase noise performance.
Majority of the SiGe platforms offer only a high-performance npn SiGe HBT. Fab-
ricating an equivalent high-performance pnp SiGe HBT is difficult for a number of
reasons, including the lower carrier mobility of holes relative to electrons. However,
having an npn-pnp pair with matched performance can be advantageous in many cir-
cuit contexts [63]. In low frequency analog applications, for instance, use of both npn
and pnp is ubiquitous. Push-pull drivers, folded amplifier topologies, current sinks
and sources, all depend on npn-pnp pairs. Due to the fundamental physical limitations
of hole mobility and n-type valence band offsets in the pnp HBT, matching device
performance typically requires sacrificing npn performance. In SiGe HBTs, matched
performance is achieved by fine-tuning the germanium and doping profiles [64]. Com-
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Figure 92: AC characteristics of the npn and pnp high-speed complementary SiGe
HBTs.
SiGe platforms. However, with the most recent complementary SiGe platforms hav-
ing matched fT performance of around 100 GHz [65], RF applications exceeding 10
GHz are certainly well within reach.
The availability of matched SiGe npn-pnp pairs opens up new possibilities in the
field of bipolar RF circuit design. In the present paper, we focus on voltage con-
trolled oscillators (VCO), which form the core of frequency synthesizers and are thus
integral parts of all communications systems. Complementary cross-coupled oscil-
lators are common in the CMOS world [66, 67] but bipolar cross-coupled oscillators
are implemented using npn devices [68]. In this work, three oscillators (npn-only,
pnp-only and complementary) were designed and compared. The results show that
the complementary design indeed offers new possibilities, delivers good phase noise
performance at very low power consumption, and outperforms npn-only designs in
terms of common oscillator figures-of-merit (FoM). Section 5.1 briefly outlines the
complementary SiGe technology used for this work. A detailed circuit description
can be found in section 5.2. Measured data and discussions are contained in section














Figure 93: Schematics of the VCOs (a) npn-only, (b) pnp-only and (c) complementary.
5.1 Technology Platform
The circuits were implemented in a complementary SiGe:C BiCMOS process technol-
ogy from IHP [65]. The 90 GHz fT pnp and 100 GHz fT npn devices were mapped
onto a 0.25 µm third-generation SiGe BiCMOS platform also featuring a 200 GHz fT
high-speed npn SiGe HBT.
The AC performance of the npn and pnp devices is shown in Figure 92, and
demonstrates their matched performance. This technology engineers the base and
collector doping profile in the pnp to optimize heterojunction barrier effects. A novel
collector design without deep trench isolation reduces parasitic capacitance and in-
creases the overall speed of the vertical pnp [69]. As shown in Figure 92, while the
unity current gain (fT ) is matched fairly well between the npn and pnp, the npn still
exhibits a noticeably higher maximum oscillation frequency, fmax. In addition, the
complementary devices have almost identical output impedances at a fixed collector
current. The fixed output impedance ensures that the loaded Q of the resonators
remains comparable for both the npn and pnp oscillators. The pnp SiGe HBT has a




Figure 94: Conceptual model of LC cross-coupled oscillators.
corner where thermal noise dominates, an S-parameter extraction of the base resis-
tance shows that the pnp resistance is around 250 Ω. while the npn base resistance
is around 170 Ω. In terms of noise power, this is a difference of 1.7 dB in favor of the
npn SiGe HBT. Another critical difference lies in the DC current gain of the devices.
The pnp HBT has a peak β of 100 versus 200 for the matched npn HBT.
5.2 Circuit Description
Three oscillator designs were implemented in this C-SiGe platform, with schematics
shown in Figure 93. The cross-coupled oscillator topology is a common integrated
circuit design and allows direct bias control of the oscillating devices via the collector
current. All three oscillators were designed to have identical LC resonators and
device sizes to facilitate meaningful comparisons of the device performances. All of
the oscillators use monolithically integrated resonators with an unloaded Q of 10.7.
The emitter area of the npn and pnp devices used in the design are 8X(0.42X0.84)
µm2 and 8X(0.22X0.84) µm2, respectively. Both devices have a peak fT of about 90
GHz at a collector current of 8 mA.
A conceptual model of the LC cross-coupled oscillator is shown in Figure 94.
The loss resistance of the LC resonator is modeled as Req. The negative resistance
represents the energy put into the circuit by the active devices (i.e., the cross-coupled




The start-up condition can be expressed as | − R| < Req. Since the complementary
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Figure 95: Power characteristics of the complementary, npn, and pnp VCOs across
bias current.
topology reuses the same current and provides more transconductance compared to
the npn-only or pnp-only designs, it should be more efficient in terms of power con-
sumption.
5.3 Measurement results
A die photograph of the complementary SiGe VCO is shown in Figure 96. Frequency
and power characteristics of the oscillators were measured using a spectrum analyzer.
Phase noise was measured using a custom-designed setup using the delay line tech-
niques. This technique is ideal for free-running oscillator measurements because it
nullifies the effects of frequency bounce, allowing close-in phase noise measurements.
The power characteristics across bias current are plotted in Figure 95. As ex-
pected, the complementary VCO starts oscillating and reaches its peak amplitude at
a much lower current compared to the others. The maximum amplitude of oscillation
for the complementary VCO is less than its npn-only or pnp-only counterparts as it
is limited by two cross-coupled pairs at both rails (Figure 93), whereas for the other
two, the oscillation is allowed to grow beyond the rail.
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Figure 96: Die photograph of the complementary SiGe VCO.
























Figure 97: Frequency characteristics of the complementary, npn, and pnp VCOs for
different control voltages.
Frequency characteristics of the VCOs across control voltages are plotted in Fig-
ure 97. The npn and pnp VCOs have a tuning range of about 150 MHz and 200
MHz, respectively. The tuning range of the complementary VCO is about 60 MHz.
The reduced tuning range for the complementary design, despite using an identical
resonators and varactors, can be attributed to the larger capacitance contributed by
the cross-coupled pairs.
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5.3.1 Phase Noise Performance
Figure 98 compares the SSB phase noise of the VCOs at a constant control voltage of
0 V. The core bias currents for each VCO were chosen to minimize the phase noise.
The complementary VCO was biased at 0.9 mA and the other two were operating at 5
mA. Despite operating at a much lower current level and lower oscillation amplitude
(Figure 95), the phase noise of the complementary VCO is close to the npn-only and
pnp-only in the 1/f 2 region of the phase noise plot. At 1 MHz offset, the phase noise
for the complementary, npn and pnp VCOs are -114.8, -116.2 and -118.9 dBc/Hz,
respectively. In this white noise region, the pnp-only VCO has the best phase noise
performance. This is counter-intuitive, given the superiority of npn over pnp devices.
The reason behind this unusual result can be explained by lower current gain (β) of
the pnps compared to the npns. Lower β results in lower total output referred noise
at the collector, which translates into phase noise. More detail about the improved
phase noise performance of the pnp-only design in the white noise region can be found
in [70].
At close-in offsets, however, the phase noise of the pnp-only VCO is markedly
worse due to higher flicker noise contribution from the pnp devices. The comple-
mentary design, despite having a pnp cross-coupled pair, performs as well as the
npn-only design and is actually better at offsets less than 10 kHz. This is due to
better symmetry of the oscillating waveform for the complementary design. As ex-
plained in [71] using impulse sensitivity function (ISF), symmetry of the waveform
affects phase noise performance in the flicker noise dominated region and hence the
complementary VCOs perform better than unbalanced topologies. In this case, the
effect of symmetry was enough to more than compensate for the inherently higher
flicker noise of the pnp devices.
The complementary SiGe VCO delivers good phase noise performance while con-
suming 5 times less current than the npn-only or pnp-only designs. To underscore the
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Figure 98: Measured phase noise of the VCOs at constant control voltage (Vctl = 0V ).
The complementary VCO, despite operating at much lower bias current (0.9 mA) as
compared to the npn-only and pnp-only VCOs (5 mA), has comparable phase noise
in the 1/f 2 region and performs better at close-in offsets.
importance of this point, the VCOs were compared based on a figure-of-merit (FoM)
that combines phase noise and power consumption and compensates for variations in










where f0 is the frequency of oscillation, fm is the offset frequency, L(fm) is the phase
noise at the specified offset, VCC is the supply voltage, and I is the current drawn
from the supply.
The FoMs of the VCOs at 1 MHz offset across bias currents are plotted in Figure
99. Clearly, the complementary design achieves the best figure-of-merit while consum-
ing much lower power. The complementary VCO FoM is better than the npn-only
design by about 5.7 dB. At lower offset frequencies, the gap between the two will
widen even more.
These results successfully demonstrate the advantages of complementary bipolar
VCOs. It should be noted that in this work our focus was on comparing different VCO
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Figure 99: Comparison of FoM (Eqn.17) of the VCOs based on phase noise at 1
MHz offset. The complementary VCO outperforms both the npn-only and pnp-only
designs while operating at much lower power.
topologies and there are additional opportunities for further improving this comple-
mentary VCO design. The pnp pair was directly cross-coupled as opposed to normal
capacitive coupling used in bipolar oscillators to ensure a stable DC operating point.
Direct cross-coupling results in the entire output amplitude appearing across the base-
emitter junction and limits the signal amplitude. A way around this limitation would
be to use capacitive coupling while implementing a separate common-mode feedback
(CMFB) loop to take care of the DC operating point, as demonstrated in [73]. In
addition, optimizing the design of the inductor [72] and the use of noise suppression
techniques [66] can further improve overall performance of the C-SiGe oscillator.
5.4 Summary
A comparison of cross-coupled VCO designs in a high-speed C-SiGe process has shown
that the phase noise performance of the complementary VCO is comparable to the
npn-only or pnp-only implementations while consuming much less power. Based on
a figure-of-merit which combines phase noise performance with power consumption,
the complementary design significantly outperforms the unbalanced designs. The
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complementary design has lower output power and tuning range; however, in many
applications the lower power consumption and better close-in phase noise are expected




6.1 Summary of Contributions
The purpose of this research is to develop high-frequency circuits and systems that
are capable of delivering consistent performance even under the threat of increas-
ing process variation in aggressively scaled fabrication technologies. The research is
aimed at the emerging class of “self-healing” high-frequency circuits. The primary
goal of the “self-healing” circuits is to mitigate the effects of process variations and
increase yield. But the scope of application of this type of intelligent, adaptive cir-
cuits is much broader. The long-term vision is to design circuits that are flexible and
intelligent enough to adapt to the effects of process variation, changing environments,
and multiple standards on their own in a monolithically integrated form.
The approach adopted here is to combine high-performance tunable circuits with
digital processing to achieve the desired flexibility. Tunable circuit solutions and
healing algorithms that work harmoniously to improve performance were developed
and demonstrated. The specific contributions of this research are summarized as
follows:
1. An adaptive wideband (6-20 GHz) image-reject mixer, suitable for use in a self-
healing receiver, was designed. Automated simultaneous healing of multiple
circuit parameters (gain, IRR, and linearity) was demonstrated in measurement
[1–3].
2. A monte-carlo simulation based methodology for verification of healing was
developed. Using this method, a custom healing algorithm can be applied to
a circuit and its success rate and efficiency can be determined in a statistically
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significant way. The method was applied to the image-reject mixer and it was
shown that the healing methods were able to improve yield significantly.
3. Circuits and algorithms were designed to achieve high image rejection ratio
(IRR) over a wide bandwidth. It was shown that for image reject architectures
using polyphase filters, the effect of pole shift within the filter on the IRR has
unique properties and cannot be healed by gain or phase compensation outside
the filter. A tunable polyphase filter was designed to compensate for the pole
shift. An IRR of 60 dB over 140 MHz of bandwidth with an yield of 98% was
achieved after healing using the monte-carlo based method.
4. A wideband (3-26 GHz) SiGe low-noise amplifier was designed. It was shown
that the performance of the resistive feedback LNA can be enhanced by using
small reactive elements with little area penalty [4].
5. Low-loss switches were implemented in bulk and silicon-on-insulator (SOI) tech-
nologies. The insertion loss of the bulk switches were reduced by using deep
trench to isolated the bulk of the devices [5].
6. SPDT switches were designed in SOI CMOS technology. The insertion loss of
the SOI switch with an operating voltage of 1.5V was measured to be less than
0.5 dB upto frequency of 20 GHz. To the best of the author’s knowledge, this
is the lowest among all published wideband CMOS switches.
6.2 Future Work
The field of self-healing circuits is very young. Although concepts related to process
variation tolerance has always been a part of robust circuit design, the applications in
the field of high-frequency designs have been limited. Great things are to be expected
as we continue to explore the horizons of intelligent circuits.
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The mixed signal approach of integrating the flexibility of digital processing with
high-frequency circuits has a lot of potential for a variety of applications.
The interaction between circuits and the healing algorithms can be explored in
depth. In this work, algorithms specific to the circuits were used with success. But
such algorithms cannot be readily applied to other circuits and may have to be de-
veloped from scratch for another circuit topology. On the other hand, a more generic
algorithm may suffer from lower success rate and less efficiency. The question of
optimum co-design of circuits and healing algorithms needs more exploration.
The IRR healing of the mixer in this work ignores the mismatch of components
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